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Abstract 
Power system operation has become increasingly complex due to high load growth and 
increasing market pressure. The occurrence of major blackouts in many power systems 
around the world has necessitated the use of synchrophasor based Wide Area Measurement 
Systems (WAMS) for grid monitoring. Synchrophasor technology is comparatively new in 
the area of power systems. Phasor measurement units (PMUs) and phasor data concentrators 
(PDCs) are new to the substations and control centers. Even though PMUs have been 
installed in many power grids, the number of installed PMUs is still low with respect to the 
number of buses or lines. Currently, WAMS systems face many challenges. This thesis is an 
attempt towards solving some of the technical problems faced by the WAMS systems. This 
thesis addresses four problems related to synchrophasor estimation, synchrophasor quality 
detection, synchrophasor communication and synchrophasor application. 
In the first part, a synchrophasor estimation algorithm has been proposed. The proposed 
algorithm is simple, requires lesser computations, and satisfies all the steady state and 
dynamic performance criteria of the IEEE Standard C37.118.1-2011 and also suitable for 
protection applications. The proposed algorithm performs satisfactorily during system faults 
and it has lower response time during larger disturbances.  
In the second part, areas of synchrophasor communication which can be improved by 
applying compressive sampling (CS) are identified. It is shown that CS can reduce bandwidth 
requirements for WAMS networks. It is also shown that CS can successfully reconstruct 
system dynamics at higher rates using synchrophasors reported at sub-Nyquist rate.  
Many synchrophasor applications are not designed to use fault/switching transient 
synchrophasors. In this thesis, an algorithm has been proposed to detect fault/switching 
transient synchrophasors. The proposed algorithm works satisfactorily during smaller and 
larger step changes, oscillations and missing data. 
Fault transient synchrophasors are not usable in WAMS applications as they represent a 
combination of fault and no-fault scenario. In the fourth part, two algorithms have been 
proposed to extract fault synchrophasor from fault transient synchrophasor in PDC. The 
 iii 
 
proposed algorithms extract fault synchrophasors accurately in presence of noise, off-
nominal frequencies, harmonics, and frequency estimation errors. 
Keywords  
Compressive Sampling, Fault Transient, Switching Transient, IEEE Standard C37.118.1-
2011, Least Error Squares, Phasor Measurement Unit, Power System Protection, Smart Grid, 
Synchrophasor, Synchrophasor Estimation, Wide Area Measurement System,  
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Chapter 1  
 
 
 
1 Introduction 
In this chapter, at first, an overview of the wide area measurement system is presented. 
Then, the scope and motivation of this thesis are discussed. Finally, the thesis 
contributions and thesis organization are presented. 
1.1 Wide Area Measurement Systems 
Operation of electric power system has become increasingly complex due to high load 
growth, increasing market pressure, increasing interconnections of transmission lines and 
penetration of variable renewable energy sources. As a result, system operators are forced 
to operate power grids near operating limits. The occurrence of major blackouts in many 
power systems around the world has necessitated the use of better system monitoring & 
control methodologies. Traditional grid monitoring involves SCADA systems. SCADA 
systems receive power system measurements from meters, protective relays, transducers 
and RTUs. SCADA system periodically polls measuring devices to receive the 
measurements from them. One complete polling of the large number of measuring 
instruments may take 2-10 seconds [1]. The time tags of SCADA measurements are not 
accurate. Traditional protective relays, meters and IEDs mostly use local clocks for time 
tagging the measurements. Inconsistent local clocks make it difficult to compare 
measurements obtained from two different measuring devices. Voltage and current phase 
angles are necessary to evaluate the stability of power grids. However, it is difficult to 
measure the phase angles due to inconsistent and inaccurate time tagging of SCADA 
measurements. So, SCADA measurements are not suitable for grid dynamics monitoring. 
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In power system, state estimator is used to estimate the state of the system. Traditional 
state estimators use SCADA measurements (voltage, line flow, etc.) to calculate the 
phase angles and hence the stability of the grid. State estimator using SCADA 
measurements can only make good estimation of power system state if the system is in 
steady or quasi-steady state. Lack of accurate measurements affects the performance of 
state estimators during system dynamics. SCADA measurements taken in a time window 
of a few seconds may be inconsistent [2] with each other when the system is undergoing 
through fast changes. As a result, state estimators may fail in this situation. State 
estimators may also fail if the power system topology changes [2] during polling process 
of SCADA. Accurate power system measurements are required for improving the 
performance of the state estimators. The limitations of SCADA based grid monitoring 
can be summarized as: 
 SCADA measurement rates are lower than the rates required for grid dynamics 
monitoring.  
 SCADA measurements are not time synchronized. So, phase angles of power 
system phasors cannot be directly measured. 
 SCADA measurements may be inconsistent and may provide limited situational 
awareness to grid operators when power systems are going through fast changes. 
The analysis of the August 14, 2003 blackout in the Northeastern US has shown that the 
problems developed hours before the system collapse. If the system operators were aware 
of the overall worsening system conditions that were developing, certain actions could 
have had taken. Better system monitoring is only possible if the operator has better 
knowledge about the grid. One of the recommendations from the United States–Canada 
Task Force on the blackout was to use the time synchronized measurements 
(synchrophasors) [3] for grid monitoring. Phasor Measurement Unit (PMU) based Wide 
Area Measurement System (WAMS) can measure power system phasors synchronously 
and accurately. The main advantage of PMU over conventional SCADA measurement 
system is that PMU can accurately measure phase angles of power system phasors while 
conventional instruments cannot measure phase angles directly. WAMS provides better 
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situational awareness to the system operators.  The measurement rates of PMU are much 
higher than the rates of SCADA and thus, suitable for grid dynamics monitoring.  
Currently, PMUs with reporting rates up to 120 frames/s are mostly available in the 
commercial markets. In commercial markets, PMUs are mostly found as standalone 
devices. However, commercial relays are increasingly coming with integrated PMU 
functionalities. 
The development of PMU technology for power system applications started in the 1980s. 
However, recently the technology has started to gain worldwide acceptance.  In recent 
years, the number of PMU installations has increased significantly. Many projects are 
going on in Europe, America, Asia to deploy PMUs in large scale. In early 2010, the US 
government launched Smart Grid Investment Grant (SGIG) program to accelerate grid 
modernization.  Total 166 PMUs [4] were installed in the United States before the SGIG 
program. Under the SGIG program 800 PMUs [4] are expected to be installed across 
United States within 2014. Till March 2012, 287 PMUs [4] have been installed under the 
SGIG program. The Western Electricity Coordinating Council (WECC) is planning to 
install total 341 PMUs [4]. According to WECC, the PMUs will help to add around 100 
MW [4] of additional capacity on the California‐Oregon intertie. Large numbers of PMU 
based WAMS systems are already operational in China. Around 2000 PMUs [5] have 
been already installed in Chinese power grids. The installed PMUs cover all the 500 kV 
substations, important 220 kV substations and generating stations above 100 MW [5]. In 
India, PMU based Unified Real-time Dynamic State Measurements (URTDSM) [6] has 
been proposed for grid monitoring. Approximately 1669 PMUs [6] are going to be 
installed in two phases all over India. Russian power grid is connected synchronously 
with power grids of other countries in Eastern Europe, Central Asia and Siberia. Till 
2008, 26 PMUs [7] have been installed in this region. The Scandinavian countries are 
also utilizing PMU based monitoring extensively. The number of installed PMUs in 
Scandinavian grid is increasing at steady rate. In Croatia, PMUs were first installed on a 
heavily loaded 400 kV transmission corridor [8]. The success of the initial project led to 
further deployment of PMUs on all 400 kV and selected 220 kV substations of Croatian 
grid [8]. The 2003 blackout forced grid operators to deploy large number of PMUs in 
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Italian grid. In Italian grid, PMUs have been installed in 20 substations at 400 kV and in 2 
substations at 220 kV [9]. In Switzerland, the number of installed PMUs is increasing at 
steady rate. As of 2011, PMUs have been installed in 5 substations of Switzerland. 
Phasor Measurement units are being integrated into the national grid of UK. National 
Grid of UK upgraded [10] existing digital fault recorders and other devices to have PMU 
functionalities. Devices at 19 locations [10] of National Grid were upgraded. South Korea 
is expanding existing WAMS system for better grid monitoring. In 2014, 50 PMUs [11] 
are expected to be installed in the KEPCO (the Korea Electric Power Company) grid. 
WAMS systems mainly consist of three major components. Those components are: 
 Phasor Measurement Unit (PMU) 
 Communication network 
 Phasor data concentrator (PDC) 
PMUs are installed in substations which are usually spread over a large area. PMU 
measurements from different substations are brought to control centers. The architectures 
of WAMS may vary from one utility to other. A commonly available WAMS architecture 
is shown in Figure 1.1 [12]. 
 
 
 Figure 1.1: Basic architecture of WAMS 
PMU PMU PMU PMU 
PDC PDC 
Super-PDC (Control Center PDC) 
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In the substations, PMUs compute 3-phase and/or positive sequence synchrophasors. 
PMUs send computed synchrophasors to phasor data concentrators (PDCs). PMUs may 
locally store synchrophasors. However, due to limitations in the storage space a limited 
amount of synchrophasors can be stored in the PMUs. A PDC collects synchrophasors 
from PMUs and aligns synchrophasors according to their time tags and then send them to 
the control center PDC. In the control center PDC, synchrophasors are used in various 
applications to monitor the grid health.  
1.1.1 Phasor Measurement Unit 
Power system voltage and current waveforms are sinusoids in nature. In time domain, a 
sinusoid signal x(t) can be written as: 
 
( ) cos(2 )mx t X ft                                                                                                (1.1) 
where, Xm is the amplitude, φ is the phase angle, t is time and f is the frequency of the 
sinusoid. Phasors are representations of sinusoids in complex plane. In phasor domain, 
sinusoid of (1.1) is written as: 
2
m
r i
X
X
X jX
 
 
                                                                                                                          (1.2) 
Where, Xr is the real and Xi is the imaginary component of the phasor. It is to be noted 
that the mathematical expression of (1.2) does not include frequency. Phasors are defined 
at a particular frequency.  
Synchrophasors are basically phasors synchronized to an accurate time source. PMUs are 
synchronized to UTC (Coordinated Universal Time) time. UTC is a widely used 
international time standard. The UTC time can be obtained through GPS system.   
The GPS system is a constellation of satellites transmitting signals to the users. The GPS 
system was built by U.S. Department of Defense (DoD) [12] for making navigation easy.  
The main purpose of GPS is to broadcast precise time and location information. The 
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launch of the first block of GPS satellites took place in 1978 [12]. The constellation of 24 
satellites was completed by 1994 [12]. Currently, 31 GPS satellites [13] are operational. 
In addition, there are 3-4 decommissioned satellites [13] which can be reactivated when 
required. The U.S. Department of Defense ensures that at least 24 satellites are 
operational at any time. The extra satellites mainly enhance the GPS performance. Each 
GPS satellite circles earth twice a day at an altitude of approximately 20,200 km [13]. 
The GPS satellites move in six orbital planes displaced from each other by 60° [13]. The 
orbits of GPS satellites are designed in such a way that at least four satellites [13] are 
visible from any location on the earth. The GPS satellites carry atomic clocks which are 
periodically updated from a ground station. The GPS receivers receive time and location 
information from GPS satellites. However, the GPS time does not consider slowing down 
of earth’s rotation. GPS receivers make necessary corrections to GPS time to account for 
the leap-second. After corrections, the GPS receivers provide UTC time. The GPS 
satellites send Pulse-Per-Second (pps) signal [12] to GPS receivers. The received pulse 
(pps) of one GPS receiver is coincident (within 0.2 microseconds) [12] with the received 
pulses of all other GPS receivers.  
Block diagrams of PMUs may differ from one manufacturer to other. A generic block 
diagram of a PMU is given in Figure 1.2 [12]. The block diagrams of PMUs have 
similarities with the block diagrams of protection relays. PMUs utilize pps signal of GPS 
for time synchronizing the measurements.  
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Figure 1.2: Block diagram of a PMU [12] 
 
PMUs receive analog inputs such as 3-phase voltages, 3-phase and neutral currents. The 
analog input signals are obtained from the secondary of the voltage transformers and 
current transformers. The analog input signals are then filtered by the anti-aliasing filter 
to avoid aliasing errors. Anti-aliasing filters band limit voltage and current signals below 
the half of the sampling frequency to avoid aliasing. Anti-aliasing filters introduce 
frequency dependent phase delays which are compensated before synchrophasors are 
reported. PMUs also use surge suppressing filters to block the destructive transients 
created by switching operations. The cut-off frequencies of surge-suppression filters are 
much higher than that of anti-aliasing filters [12]. The analog voltage and current signals 
are converted to digital values by analog-to-digital (A/D) converters. 16 bit A/D 
converters are commonly used in PMUs. The sampling clocks of A/D converters are 
phase-locked to 1 pps signal of GPS [12]. Phase locked oscillator converts the 1 pps 
signal into a sequence of high-speed timing pulses [12] for A/D sampling. The 
microprocessor computes positive sequence and 3-phase voltage and current 
synchrophasors using digital samples. The microprocessor also computes frequency, rate 
GPS GPS Receiver
From C.T/V.T
Anti-aliasing 
filters
A/D converter Microprocessor
Phase-locked
oscillator
Communication
module
To PDC
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of change of frequency (ROCOF), circuit breaker status and other related information 
[14]. An example of synchrophasor estimation model is shown in Figure 1.3 [14]. DSP 
processors are commonly used in PMUs. One or multiple processors can be found in the 
PMUs. The calculated synchrophasors and other information are transmitted to PDCs by 
the communication modules of PMUs. Commonly used PMU reporting rates are 10, 25, 
50 frames/s for 50 Hz systems and 10, 12, 15, 20, 30, 60, 120 frames/s for 60 Hz systems. 
 
 
Figure 1.3: Synchrophasor estimation model [14] 
1.1.2 Communication Network 
PMUs are often installed in substations which are geographically far away from the 
control center PDC. Communication networks are needed to bring the synchrophasors 
from substations to control center. Power grid monitoring is a real time application. 
WAMS applications need mission-critical communication infrastructure [15]. Reliability, 
security and speed are the utmost important parameters for WAMS communication 
networks [15]. Power utilities mostly use dedicated networks for WAMS 
communications. Communication delay impacts the usability of synchrophasors in grid 
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monitoring. Many synchrophasor applications are affected by the communication delays. 
Communication delay of a WAMS network depends on the network bandwidth, 
propagation delay and various processing (communications buffering, multiplexing, etc.). 
The maximum data transmission rate of a communication network depends on the 
available bandwidth of the network. Communication delay increases if the data sending 
rate is more than the usable network bandwidth. The propagation delay of a 
communication network mainly depends on the communication medium. Following 
communication mediums [16] have been considered for WAMS communications: 
 Telephone line: Telephone line is one of the basic communication mediums for 
the power utilities. Telephone lines are economical and easy to set up. However, 
telephone lines are slow and thus not suitable for synchrophasor communications. 
 Satellites: Low-earth orbiting (LEO) satellites can be used for synchrophasor 
communications. These satellites have been used for SCADA communications. 
However, these satellites are costly and have narrow bandwidths [16].  
 Power lines: Power line communication (PLC) is a technique in which power 
lines are used as communication medium. Currently, PLC is being considered for 
WAMS communications. The advantage of this technology is that the remote 
substations can be easily reached via transmission lines [16]. High signal 
attenuations and distortions are the main issues with this medium. 
 Microwave links: Microwave links have been used by utilities to connect remote 
PMUs to a PDC when a wired connection is not economically possible. Signal 
fading and multipath propagation are the main issues with this technology.  
 Fiber optic cables: Fiber optic based wired digital communication networks are 
considered as most attractive for WAMS communications. Fiber optic cables can 
be used for comparatively long distance transmissions without signal 
enhancements. Utilities are increasingly opting for fiber optic based 
communications. Low latency, large bandwidth and immunity to electromagnetic 
interference are the main advantages of fiber optic communications [16]. High 
installation cost is the main disadvantage of this type of communication medium. 
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In addition to communication medium, PMUs need to use communication protocol to 
send synchrophasor data to PDCs. Different communication protocols have been used by 
different PMU manufacturers. RS-232 based serial communication was initially used for 
PMU communications. It is still used by many PMU manufacturers. Limited maximum 
data throughput is the main disadvantage of the serial communication. Internet protocols 
are increasingly being used for WAMS communications. These internet protocols are 
mostly used over Ethernets. TCP-only, UDP-only and TCP/UDP [17] are the commonly 
used internet protocols for WAMS communications. TCP is more reliable protocol than 
UDP. TCP works on hand-shaking principle. In the TCP protocol, missed packets are 
sent again to the destination address [17]. So, missed packets actually delay the 
communication of consecutive packets. The UDP protocol requires lesser bandwidth than 
the TCP protocol [17]. In the UDP protocol, missed packets are not retransmitted [17]. 
So, there is no additional delay in resending the missed packets.  Sometimes 
combinations of TCP and UDP protocol are used for WAMS communications [17].  
1.1.3 Phasor Data Concentrator 
Phasor Data Concentrator (PDC) acts as a node in the WAMS networks. As shown in 
Figure 1.1, a PDC can act as intermediate node or as an end node (control center PDC). 
PDC can be found as a stand-alone device or as a function integrated into other systems. 
In control centers, synchrophasors are used for various grid monitoring applications. 
These applications mostly run on the control center PDCs.  
Some of the important functions performed by PDCs are explained below [18]: 
 Data communications: A PDC should be able to communicate with other devices 
such as PMUs and other PDCs. 
 Data alignment: A PDC receives synchrophasors from different PMUs and/or 
PDCs. The incoming synchrophasors are time stamped by the PMUs. PDC aligns 
or groups the incoming synchrophasors according to their time stamps. PDC waits 
for synchrophasors with a specific timestamp to arrive from all the data sources 
[18]. Once synchrophasors corresponding to a specific time stamp arrives, PDC 
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puts them into a data packet [18]. PDC sends the time aligned data packet to 
another PDC or an application. The arriving times of the incoming 
synchrophasors do not impact the data alignment. 
 Data forwarding: Data processing in PDC may delay the synchrophasor 
communication. To reduce this delay, a PDC may forward whole or a part of the 
incoming synchrophasors to other PDC without performing data alignment [18].  
 Data validation: Basic data validation may be performed in a PDC. PDC may 
perform time quality, data integrity and other checks [18]. PDC may detect and 
flag any corrupt data [18] before sending it out. 
 Reporting rate conversion: The required reporting rate for a synchrophasor 
application may be different from the reporting rate of the incoming 
synchrophasors. In addition, the sending PMUs may have different synchrophasor 
reporting rates. So, PDCs need to have a function which can convert [18] the 
reporting rates of the incoming synchrophasors. 
 Phase and magnitude adjustment: In some situations, PDCs need to make 
adjustments [18] to the magnitudes and phase angles of the incoming 
synchrophasors. 
 Duplicate data handling: Sometimes PDC may receive duplicate synchrophasors. 
PDCs need to discard the duplicate synchrophasors [18] while time aligning the 
synchrophasors. 
1.2 IEEE Standards on Synchrophasors 
IEEE Standard 1344-1995 [19] was the first synchrophasor standard. The purpose of 
IEEE Standard 1344-1995 was to ensure that PMUs can be interfaced with the associated 
systems. This standard [19] mainly discussed sampling synchronization, formats for 
timing input and phasor data output. Synchrophasor estimation accuracy, response time, 
hardware and software were not discussed in the Standard 1344-1995 [19].  
In 2005, IEEE Standard C37.118-2005 [20] was introduced. The IEEE Standard 
C37.118-2005 [20] replaced the existing synchrophasor standard 1344-1995 [19]. The 
standard C37.118-2005 [20] presented definition of synchrophasors, compliance testing 
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methods and message formats to communicate with a PMU. It also introduced the 
concept of Total Vector Error (TVE) to quantify the synchrophasor estimation error. The 
standard C37.118-2005 [20] specified accuracy (TVE) limits for estimated 
synchrophasors when power system is in steady state. The main limitation of the standard 
C37.118-2005 [20] was that it did not specify performance criteria during system 
dynamics.  
In 2011, two new synchrophasor standards have been introduced, which have replaced 
the synchrophasor standard C37.118-2005 [20]. The standard C37.118.1-2011 [14] 
addresses the measurement aspect of PMUs and the standard C37.118.2-2011 [17] 
addresses synchrophasor communications. Synchrophasor definitions, accuracy limits 
and test procedures for various power system dynamic scenarios have been included in 
the standard C37.118.1-2011 [14]. In this standard, accuracy limits of synchrophasors 
have been specified for power system steady state, small signal oscillations, frequency 
ramping and step changes. This standard also provides definitions and accuracy limits for 
power system frequency and ROCOF. The standard C37.118.2-2011 [17] defines 
message types, message formats, and message contents to facilitate real-time 
synchrophasor communication between PMUs, PDCs and other power system devices. 
Four types of messages have been defined in the IEEE standard C37.118.2-2011 [17]. 
The four types of messages described by the standard C37.118.2-2011 [17] are: 
 Data frame 
 Configuration frame 
 Header frame 
 Command frame 
The data frames mainly contain measurements estimated by PMUs. The IEEE C37-
118.2-2011 [17] standard does not specify any communication medium. The 
configuration frames contain machine readable information [17] for the synchrophasor 
data sent by PMU/PDC. The header frames contain human readable information [17] 
about the PMU. The command frames contain machine readable information [17] 
indicating appropriate actions to be taken. The IEC 61850-90-5 standard provides 
13 
 
protocol for exchanging synchrophasor information between PMUs and wide area 
monitoring and control applications.  
The previous IEEE synchrophasor standards mainly discussed performance requirements 
for PMUs and synchrophasor communications. There was no IEEE standard addressing 
the performance requirements of PDCs. In 2013, IEEE has come up with the standard 
C37.244-2013 [18] which describes the functional requirements of PDCs. The standard 
C37.244-2013 [18] also provides outlines for testing PDCs. 
1.3 Scope 
Synchrophasor technology is comparatively new in the area of power systems. PMUs and 
PDCs are new devices which are being installed in the substations and control centers. 
Even though PMUs have been installed in many power grids; the number of installed 
PMUs is still low with respect to the number of buses or lines. Large scale PMU 
deployment still faces many challenges. There are many issues which must be solved to 
fully utilize the potentials of WAMS systems.  
This thesis is an attempt towards solving some of the problems faced by the WAMS 
systems. The problems addressed in this thesis can be broadly categorized into following 
categories: 
 Synchrophasor estimation  
 Synchrophasor quality detection 
 Synchrophasor communication 
 Synchrophasor application 
Algorithms and solutions have been proposed in this thesis to solve the problems chosen 
from the above categories. 
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1.4 Motivation 
1.4.1 Synchrophasor Estimation 
Presently, synchrophasors are mainly used for wide area monitoring. Increasingly, 
synchrophasors are being considered for protection applications.  Protection applications 
require shorter response times and lower overshoot/undershoot values during large 
disturbances. The IEEE Standard C37.118.1-2011 [14] does not specify performance 
requirements during large amounts of step changes. Currently, there is a lack of 
synchrophasor estimation algorithm which satisfies all the steady state and dynamic 
performance criteria of the IEEE Standard C37.118.1-2011 [14] and which is also 
suitable for the protection applications. The motivation of this work is to present a 
synchrophasor estimation algorithm which satisfies all the criteria of IEEE Standard 
C37.118.1-2011 [14] and which is also suitable for protection applications. 
1.4.2 Transient Synchrophasor Detection 
Grid operators take control actions depending on the outcomes of the synchrophasor 
applications. Faults and switching operations often cause step changes in voltage and 
current waveforms. A fault/switching transient synchrophasor is computed over a 
window of pre and post fault/switching samples. Many synchrophasor applications are 
not designed [21] to use fault/switching transient synchrophasors as inputs. In these 
cases, applications give erroneous results [21] if they use fault/switching transient 
synchrophasors. So, there is a need to detect fault/switching transient synchrophasors. In 
[21] it is written that some ‘technique should be used to flag an unusable phasor’. The 
methods of [12][22] can be used for fault/switching transient synchrophasor detection. 
However, these algorithms have some limitations when applied for fault/switching 
transient synchrophasor detection. The detection (fault/switching transient 
synchrophasor) performance of [12] deteriorates in presence of harmonics and decaying 
DC. Similarly, harmonics and decaying DC components should be removed before 
applying algorithm [22]. Currently, there is a need of a robust algorithm which can detect 
fault/switching transient synchrophasors which performs satisfactorily in presence of 
harmonics and decaying DC. 
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1.4.3 Synchrophasor Communication 
PMUs are often installed in substations which are geographically far away from the 
control center PDC. Expensive and dedicated communication networks are needed to 
bring synchrophasors from far locations. Network bandwidth requirement increases 
linearly with the number of installed PMUs (Figure 1.4 [23]). According to [24], 10 to 50 
thousands PMUs will be deployed across North American grid in future. Power utilities 
need to make very large investments to build/upgrade communication networks to meet 
the large bandwidth need. Utilities would find it difficult to arrange large investments to 
meet the increased bandwidth demand. Bandwidth requirement of WAMS also increases 
with the increasing synchrophasor reporting rates. In WAMS, synchrophasor reporting 
rate is mainly limited by the available bandwidth [25]. PMU data links with higher 
reporting rates are economically infeasible for many power utilities. Currently, most of 
the utilities find it difficult to install PMUs with higher reporting rates. New system 
monitoring and control applications can only be developed once the synchrophasors are 
available at higher rates [26].  
  
Figure 1.4: Bandwidth requirement for reporting rate 60 frames/s [23] 
In addition, there are other issues with WAMS communication.  PMUs may generate bad 
synchrophasors in many practical situations. Single or multiple missing data often pose 
challenges to the WAMS applications.  
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In conventional approach, synchrophasor reporting rate should be equal or greater than 
the Nyquist rate to avoid aliasing. In C37.118.1-2011 [14], 0.1-5 Hz frequencies have 
been considered for synchrophasor domain oscillations. Synchrophasors which are 
reported below 10 frames/s rate are exempted from satisfying the accuracy requirements 
during system dynamics [14]. Lower synchrophasors reporting rates cannot be used in the 
grid dynamics monitoring applications due to possible violation of the Nyquist theory. 
1.4.4 Using Transient Synchrophasors in Applications  
During faults, magnitudes and phase angles of power system parameters go through step 
changes [21]. As a result, there are some transient state synchrophasors which are 
computed over windows consisting of pre-fault and fault samples. Currently these 
transient synchrophasors are discarded and generally not used in the wide area 
monitoring/control applications [21]. In many situations, the computational window of 
the synchrophasor estimation filter can be greater than the fault clearing time of the 
circuit breaker. In this case, there will not be enough fault samples within the 
measurement window to compute a synchrophasor corresponding to the fault samples 
only. So, synchrophasor computed over fault samples will not be available for use. As an 
example, assume, a PMU is reporting synchrophasors at 30 frames/s rate for a 
transmission line. The fault clearing time is about 3 fundamental cycles. The length of the 
synchrophasor estimation filter is 14.9 fundamental cycles (as per Table C.1 of [14]). A 
fault occurs on the transmission line and gets cleared by the breaker within 3 fundamental 
cycles. In this case, fault samples corresponding to 3 fundamental cycles are only 
available. However, the estimation filter needs fault samples spanning 14.9 fundamental 
cycles to compute a synchrophasor corresponding to the fault condition.  In this case, 
fault transient synchrophasors computed over fault transients are only available for use. 
Synchrophasor applications may get affected in such situations. As an example, fault 
location on transmission line will be affected when the filter length is greater than the 
fault clearing time. Accurate fault location helps to speed up restoration and reduce 
outage time. The existing synchrophasor based fault location algorithms (examples 
[27][28][29][30][31]) always assume the availability of fault synchrophasors 
(synchrophasors computed over fault samples only). These fault location algorithms are 
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not designed to use the fault transient synchrophasors in the fault location applications. 
Currently, there is a lack of algorithm which enables use of fault transient synchrophasors 
in the WAMS applications. 
1.5 Thesis Contributions 
The main contributions of the thesis can be listed as: 
 This thesis proposes a simple synchrophasor estimation algorithm considering 
power system steady state, dynamic conditions, and protection requirements. The 
proposed algorithm is based on the steady state concept of phasors because it is 
easy to understand and implement. In the proposed synchrophasor estimation 
method, LES filter is used iteratively to cope up with the changing frequency 
scenario of power systems. The proposed algorithm is simple, satisfies the 
requirements of IEEE Standard C37.118.1-2011 [14], adapts quickly to off-
nominal frequency scenario, has a good harmonic rejection property and performs 
well in the presence of system dynamics and decaying DC components. 
Protection applications require shorter response time and accurate synchrophasor 
estimations during large magnitude and phase changes. The response time of the 
proposed algorithm is found to be lower even during larger disturbances. The 
proposed method performs satisfactorily in presence of decaying DC components. 
 This thesis proposes a robust algorithm to detect fault/switching transient 
synchrophasors. The proposed algorithm does not require prior removal of 
harmonics and decaying DC. The proposed algorithm performs satisfactorily in 
presence of noises, harmonics, off nominal frequencies, oscillations and decaying 
DC components. The proposed algorithm runs in PMUs and uses time domain 
samples. The proposed algorithm is simple, non-iterative and mainly needs 
additions. Possible applications of the proposed algorithm have also been 
suggested. The performance of the proposed algorithm is also validated using 
PSCAD simulations. 
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 In this thesis, areas of synchrophasor communication which can be improved by 
applying compressive sampling (CS) are identified. It is shown that CS can 
reduce bandwidth requirements for WAMS networks. Synchrophasors 
corresponding to various power system scenarios are considered. Mathematical 
models of various dynamic situations are taken from [14]. Results show that the 
CS reconstruction performs satisfactorily. It is shown that multiple missing or bad 
data can be estimated in CS without using additional algorithms. In this work, CS 
is also used to successfully reconstruct system dynamics at higher rates using 
synchrophasors reported at sub-Nyquist rate. This implies that the system 
dynamics can also be captured with sub-Nyquist synchrophasor reporting rates 
when CS is used. In this work, CS sampling is designed to minimize 
communication delays while sending synchrophasors. It is proposed that PMUs 
send synchrophasors as soon as they are computed (not in batch). In control center 
PDC, reconstruction process starts as soon as synchrophasor data arrives. In this 
work, modified Subspace Pursuit (SP) algorithm has been proposed which 
reduces computational requirements for streaming synchrophasor data. 
Performance of CS has been compared with interpolation and compression 
techniques. It is shown that CS is a better candidate with multiple benefits for 
synchrophasor communications. 
 In this thesis, two algorithms have been proposed to extract fault synchrophasors 
from fault transient synchrophasors. As a result, fault transient synchrophasors 
can also be used in the synchrophasor applications, especially in the fault related 
applications. The proposed algorithms address different situations. The proposed 
algorithms are mentioned as Algorithm A and Algorithm B in the thesis. 
Algorithm A is simple to use and does not need any modification at the PMU. 
Algorithm B is more robust than Algorithm A. However, Algorithm B requires 
modifications during synchrophasor estimations. Currently, there are no other 
algorithms which claim to compute fault synchrophasors from fault transient 
synchrophasors. The proposed algorithms are phasor domain algorithms. The 
advantage of the proposed algorithms is that they do not need time domain 
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voltage, current samples. As a result, the proposed algorithms can be used in 
PDCs. The proposed algorithms perform satisfactorily in presence of noises, 
harmonics, off-nominal frequencies, frequency errors, smaller and larger amounts 
of step changes. The performances of the proposed algorithms have also been 
validated using PSCAD simulations. The usefulness of the proposed algorithms 
has been demonstrated for fault location applications.  
In this work, fault transient synchrophasors are classified into three categories. 
The proposed algorithms extract fault synchrophasors from Type 1 fault transient 
synchrophasors. A method has been proposed to detect and tag Type 1 fault 
transient synchrophasors in PMUs. The proposed (Type 1 fault transient 
synchrophasor) detection method performs satisfactorily in presence of noises, 
harmonics, off-nominal frequencies, oscillations, frequency ramping, decaying 
DC components and smaller and larger amounts of step changes. 
1.6 Thesis Organization 
The rest of the thesis is organized as follows. 
Performances of the proposed algorithms of this thesis have been compared with the 
requirements of IEEE Standard C37.118.1-2011. In Chapter 2, the accuracy 
requirements of the standard C37.118.1-2011 are presented. In Chapter 2, a brief 
description of the compressive sampling theory is presented. Chapter 2 also presents 
literature survey pertinent to the contributions of this thesis. 
In Chapter 3, LES based iterative algorithm is proposed for synchrophasor estimation. 
In this chapter, results are also presented to show the effectiveness of the proposed 
algorithm. The performance of the proposed algorithm is compared with five existing 
synchrophasor estimation algorithms. 
In Chapter 4, compressive sampling has been proposed for synchrophasor 
communications. It is shown that CS can be effective in reducing the bandwidth 
requirements of synchrophasor communications. In this chapter, performance of CS is 
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compared with the existing interpolation and compression techniques. Results are 
also presented to show that the power system dynamics can be captured with sub-
Nyquist rate synchrophasors. 
In Chapter 5, an algorithm has been proposed to detect fault/switching transient 
synchrophasors. Results are presented to show the effectiveness of the proposed 
algorithm. The performance of the proposed algorithm is compared with an existing 
algorithm. 
In Chapter 6, two algorithms have been proposed to extract fault synchrophasors from 
fault transient synchrophasors in PDC. Results are presented to show the 
effectiveness of the proposed algorithms. Fault transient synchrophasors are 
categorized into 3 groups. In this chapter, an algorithm has also been proposed for 
detecting Type 1 fault transient synchrophasors in PMUs. Results are presented to 
demonstrate the effectiveness of the proposed detection method. 
A summary of the work reported in this thesis is given in Chapter 7. This chapter also 
presents some suggestions for future work. 
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Chapter 2  
 
 
 
2 Background 
This chapter presents background theory to help in understanding the later chapters. 
Performances of the proposed algorithms of this thesis have been compared with the 
requirements of IEEE Standard C37.118.1-2011. In section 2.1, the accuracy 
requirements of the IEEE standard C37.118.1-2011 are presented. In this thesis, 
compressive sampling has been proposed for synchrophasor communication. Section 2.2 
provides basics of compressive sampling theory. Mathematical formulations of 
compressive sampling are discussed in section 2.2. The CS reconstruction algorithm 
Subspace Pursuit is also discussed in this chapter. Section 2.3 presents literature survey 
pertinent to the contributions of this thesis.  
2.1 IEEE Standard C37.118.1-2011 
The IEEE Standard C37.118.1-2011 specifies two classes (class P and class M) of 
performance requirements. M class measurements need greater precision than P class 
measurements. In section 2.1.1, performance indices for synchrophasor estimation 
algorithms are presented. In section 2.1.2, accuracy requirements during steady state are 
presented. In section 2.1.3, accuracy requirements during system dynamics are presented. 
Mathematical models of various power system scenarios are provided in this section. 
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2.1.1 Performance Indices 
2.1.1.1 Total Vector Error (TVE) 
The standard C37.118.1-2011 specifies Total Vector Error (TVE) to quantify the 
synchrophasor estimation error. TVE compares the theoretical value of a synchrophasor 
with the estimated synchrophasor value. TVE is computed considering both amplitude 
and phase angle estimation error. The Total Vector Error (TVE) [14] at time instant n is 
defined as: 
2 2
2 2
( ( ) ) ( ( ) )
( )
( ( )) ( ( ))
Th Th
r r i i
Th Th
r i
X n X X n X
TVE n
X n X n
  
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
                                                                (2.1) 
Where, Xr(n), Xi(n) are the real and imaginary components of the estimated 
synchrophasor and Th
rX  and 
Th
iX  are the theoretical values at time n. Unless otherwise 
specified, the standard C37.118.1-2011 specifies limits for maximum TVE observed over 
duration of 5 s. 
2.1.1.2 Frequency Error (FE) 
Apart from synchrophasors, PMUs also compute system frequency. The quantity 
Frequency Error (FE) measures the difference between the theoretical frequency and the 
estimated frequency at a particular time instant.  
The sinusoid signal of (1.1) can be written as: 
( ) cos( ( ))mx t X t                                                                                                         (2.2) 
 
Frequency of signal (2.2) is defined as [14]: 
1 ( )
( )
2
d t
f t
dt


                                                                                                             (2.3) 
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So, the mathematical expression of FE [14] is: 
True MeasuredFE f f                                                                                                        (2.4)                                        
2.1.1.3 Rate of Change of Frequency (ROCOF) Error (RFE) 
PMUs also measure the rate of change of frequency (ROCOF) at a given time instant. 
The RFE measures the difference between the theoretical ROCOF and the estimated 
ROCOF values at a particular time instant. 
In the standard C37.118.1-2011, ROCOF is defined as: 
( )
( )
df t
ROCOF t
dt
                                                                                                         (2.5) 
So, the mathematical expression of RFE is [14]: 
( ) ( )
True Measured
df t df t
RFE
dt dt
   
    
   
                                                                              (2.6) 
2.1.2 Steady State Requirement 
The standard C37.118.1-2011 provides accuracy limits for following steady state 
scenarios of power systems:  
 Off-nominal frequencies 
 Harmonics  
 Out-of-band interference.  
The standard C37.118.1-2011 specifies that maximum TVE should be less than 1% for P 
class PMUs when system frequency varies from 58 to 62 Hz. For M class PMUs, 
maximum TVE should be less than 1% when system frequency varies from 55 to 65 Hz.  
For P class PMUs, maximum TVE should be less than 1% when harmonic distortion 
(THD) is 1%.  This standard specifies that the maximum TVE should be less than 1% 
limit for M class PMUs when harmonic distortion is 10%.  
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The out-of-band interference test verifies the effectiveness of the anti-alias filtering of a 
PMU. For a synchrophasor reporting rate Fs, the pass-band is defined as [14]: 
 |f – f0 | < Fs /2                                                                                                                (2.7) 
where, f is signal frequency and f0 is the nominal frequency. An out of band interfering 
signal is a signal of frequency f  for which:  
|f – f0 | ≥ Fs /2                                                                                                                 (2.8)  
As per the standard C37.118.1-2011, the out-of-band rejection test of a PMU is 
performed by using a single frequency sinusoid added to the fundamental signal. The 
standard does not specify any out-of-band interference requirement for P class PMU. 
However, the maximum TVE should be within 1.3% for M class PMUs for reporting rate 
>10 frames/s. 
The Standard C37.118.1-2011 specifies 0.005 Hz Frequency Error (FE) limit for P class 
and M class PMUs. The Standard C37.118.1-2011 also specifies 0.01 Hz/s limit for 
ROCOF Error (RFE) for P class and M class PMUs. 
2.1.3 Requirements during System Dynamics 
2.1.3.1 Performance during Oscillations 
Power system oscillations are modeled as amplitude and frequency modulated waveform 
in the IEEE Standard C37.118.1-2011. In this standard, three phase power system 
oscillating waveforms are mathematically represented as: 
[1 cos( )]cos( cos( ))
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b m x m o a m
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   
    
    
   
    
    
                                          (2.9) 
The positive sequence signal corresponding to (2.9) is: 
1 [1 cos( )]cos( cos( ))m x m o a mX X k t t k t                                                            (2.10) 
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where, X1 is positive sequence component. 
At reporting time t, synchrophasor corresponding to (2.10) should be: 
( ) [1 cos( )] cos( )
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X t k t k t                                                                     (2.11) 
So, in this case: 
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The standard C37.118.1-2011 specifies accuracy limits for the amplitude and frequency 
modulated signal. The TVE limits for modulating signals are presented in Table 2-1 [14]. 
In Table 2-2, limits for frequency and ROCOF are presented for modulated signals. 
 
Table 2-1: TVE limits for amplitude and frequency modulated signals 
Modulation 
Level 
Minimum range of influence quantity over which PMU  
shall be within given TVE limit 
P class M class 
Range Max TVE Range Max TVE 
kx=0.1; ka=0.1 Modulation 
frequency 0.1 
to lesser of 
Fs/10 or 2 Hz 
3% Modulation 
frequency 0.1 
to lesser of 
Fs/5 or 5 Hz 
3% 
kx=0.0; ka=0.1 3% 3% 
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Table 2-2: Frequency and ROCOF limits under modulating conditions 
Modulation 
Level 
Error requirements for compliance 
P class M class 
Max FE Max RFE Max FE Max RFE 
20sF   0.06 Hz 3 Hz/s 0.3 Hz 30 Hz/s 
20sF   0.01 Hz 0.2 Hz/s 0.06 Hz 2 Hz/s 
 
2.1.3.2 Performance during Frequency Ramp 
Load generation imbalance leads to ramping of system frequency. The standard 
C37.118.1-2011 presents mathematical models and accuracy limits for frequency ramp. 
In this standard, three phase oscillating waveforms are mathematically represented as: 
2
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                                                                               (2.13) 
The positive sequence signal corresponding to (2.13) is: 
2
1 cos( )m o fX X t R t                                                                                               (2.14) 
where, X1 is positive sequence component. 
At reporting time t, synchrophasor corresponding to (2.14) should be: 
2( )
2
m
f
X
X t R t                                                                                                        (2.15) 
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So, frequency and ROCOF can be defined as: 
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2
( )
o
f
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f t R t
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
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                                                                                                          (2.16) 
The standard C37.118.1-2011 specifies accuracy limits for system frequency ramp. The 
TVE limits for frequency ramp signal are presented in Table 2-3 [14]. In Table 2-4, limits 
for frequency and ROCOF are presented for ramping signals. 
 
 
Table 2-3: TVE limits for system frequency ramp 
Test Signal Minimum range of influence quantity over which PMU  shall 
be within given TVE limit 
Ramp Rate 
(Rf) 
Performance  
class 
Ramp Range Max TVE 
Linear  
Frequency 
 Ramp 
±1.0 Hz/s P class ±2.0 Hz 1% 
M class Lesser of ± (Fs /5) 
or ± 5 Hz 
1% 
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Table 2-4: Frequency and ROCOF limits under frequency ramp scenario 
Error requirements for compliance 
P class M class 
Max FE Max RFE Max FE Max RFE 
0.01 Hz 0.1 Hz/s 0.005 Hz 0.1 Hz/s 
 
2.1.3.3 Performance during Step Changes 
The standard C37.118.1-2011 specifies performance requirements during step changes in 
magnitudes and phase angles. Step changes in three phase voltage or current signals can 
be mathematically written as: 
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                                      (2.17) 
where, u(t-ts) is the unit step function, ts is the time when step change occurs, ksx is the 
step size of magnitude and ksa is the step size of phase angle. The standard C37.118.1-
2011, specifies maximum overshoot/undershoot, response time for step changes. 
Synchrophasor performance requirements during step changes are presented in Table 2-5. 
The response time for P class synchrophasor is 1.7/fo for all reporting rates. Response 
times and maximum overshoot/undershoot values are more stringent for P class 
synchrophasors than M class synchrophasors. 
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Table 2-5: TVE limits during step changes 
Step change 
Specification 
Minimum range of influence quantity over which PMU  
shall be within given TVE limit 
P class M class 
Response 
Time (s) 
Max 
Overshoot/ 
Undershoot 
Response 
Time (s) 
Max 
Overshoot/ 
Undershoot 
Magnitude = ± 10%, 
ksx = ± 0.1, ksa = 0 
1.7/fo 5% of step 
magnitude 
See Table 2-6 10% of step 
magnitude 
Angle = ± 10°, 
ksx = 0, ksa = ± pi/18 
1.7/fo 5% of step 
magnitude 
See Table 2-6 10% of step 
magnitude 
 
 
Table 2-6: Maximum response time for M class synchrophasor 
 Maximum response time for M class synchrophasor, in seconds 
Reporting 
Rate 
10 12 15 20 25 30 50 60 100 120 
Response 
Time 
0.595 0.493  0.394  0.282  0.231  0.182  0.199  0.079  0.050  0.035 
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2.2 Compressive Sampling Overview 
The Nyquist sampling theorem has always played an important role in all types of real 
world signal acquisition systems. Traditional power system signal processing is heavily 
depended on the Nyquist sampling theorem [32]. As per this theorem, the sampling 
frequency of a signal should be at least twice the bandwidth of the signal to avoid 
aliasing. Signal bandwidth is defined as the difference between highest and lowest 
frequencies of a signal. Mathematically the Nyquist sampling theorem can be written as: 
2s uF F                                                                                                                         (2.18) 
Where, Fs is the sampling frequency and Fu is the largest frequency component of the 
signal. In (2.18), the lowest frequency is assumed to be 0 Hz. Aliasing happens when 
signal are sampled at sub-Nyquist rate (Fs < 2Fu) or when the condition (2.18) is violated. 
Due to aliasing, higher frequencies appear as lower frequencies [32] in the sampled 
signal. The frequency components estimated using aliased samples are erroneous. As a 
result, reconstruction of original signal is not possible from the aliased samples. 
Compressive sampling (CS) theory [33][34] has generated significant interest in the 
signal processing community due to its ability to reconstruct signals from data sampled at 
sub-Nyquist rate. This signifies that accurate signal reconstruction is also possible from 
aliased data using compressive sampling. Compressive sampling goes against the 
traditional data acquisition policies. Nyquist sampling theorem is based on the rate of 
change of a signal while CS is based on the information content of a signal [35]. The 
sampling rate of CS depends on the amount of information present in a signal. 
Redundancy in the signal is removed by effective sampling process. Random sampling 
[35] is shown to reduce the effective sampling rate for CS. Random sampling preserves 
the signal structure even at sub-Nyquist rate. Traditional sampling is based on uniform 
sampling whereas CS theory depends on random sampling. The basic block diagram of 
compressive sampling is presented in Figure 2.1. CS mainly consists of two major steps. 
The steps are: 
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 Sampling: The signal is randomly sampled at sending end. The random samples 
are then transmitted to the receiver. 
 Reconstruction: The receiver reconstructs the signal at higher rates using 
reconstruction algorithms. 
 
Figure 2.1: Block diagram of compressive sampling 
Successful signal reconstruction in CS depends on the sparsity of the signals. The phrase 
‘sparse signals’ refer to the class of signals which have few non-zero components. 
Information content of a sparse signal may be much smaller than suggested by its 
bandwidth. CS is also applicable for the signals which are sparse with respect to some 
basis vector. CS is also applicable for compressible signals which have few dominant 
components and many near-zero components. Many real world signals belong to this 
category. CS reconstruction is exact for sparse signals and is near exact for compressible 
signals. 
2.2.1 Problem Definition 
Measured values of a signal f can be expressed as: 
, ,k ky f          for k= 1,2,…..,N  
or,   y f                                                                                                               (2.19) 
Where, y and f are vectors of dimension N×1 and φ is sensing matrix of dimension N×N. 
N is the number of samples in the data window. If φ is Dirac delta function then y is a 
vector of sampled values of f. In this case, φ is expressed as, 
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Now, f can be expressed using basis matrix ψ 
f x                                                                                                                       (2.21) 
where, ψ is basis matrix of size N×N and x is column vector of coefficients 
corresponding to ψ.  
so,   
y x Ax   or, A                                                                                   (2.22) 
 
Using φ of (2.20), A matrix can be expressed as: 
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                                                                                                                    (2.23) 
where, ψ(N,:) is the Nth row of the basis matrix ψ.  
 
Now, assume, m number of samples are chosen from N measurements (m<<N).  
so,  
y f x Ax                                                                                                        (2.24) 
where, y is m×1 matrix, x is N×1 matrix and A , are matrices of size m×N.  
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Suppose, f  is sampled at 1
st
, 4
th
, 6
th
 … instants. So, in this case, 
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0 0 0 1 0 0 0
0 0 0 0 0 0 0 1
N
m
 
 
  
 
  
                                                               (2.25) 
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Matrix A of (2.26) is constructed by randomly choosing rows (corresponding to sampling 
instants) from ψ. A matrix is termed as partial Fourier/DCT matrix when Fourier/DCT 
matrix is chosen as basis ψ. In an under-sampled situation (the number of available 
measurements m is smaller than N, the number of samples if measured at the Nyquist 
rate), accurate reconstruction of Fourier/DCT coefficients x is difficult from m 
measurements due to need of solving an underdetermined linear system of equations. 
Compressive sampling enables exact reconstruction of x from y if the signal is sparse or 
has sparse representation in some basis. Sparse signal contains few frequency 
components or few non-zero elements in the coefficient vector x. A signal is defined as s-
sparse if it has maximum s non-zero elements or s non-zero elements in x. One 
numerically feasible way to solve (2.24) is the Basis Pursuit which uses following ℓ1-
minimization formulation [36][37]: 
 Min 
1
x  subject to y Ax                                                                                   (2.27) 
Where, 
1
x denotes ℓ1 norm of vector x 
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2.2.2 Conditions for CS Reconstruction 
The degree of under sampling achievable in CS or the minimum value of ‘m’ allowing 
successful reconstruction depends on the choice of sensing ( ) and basis matrix ( ). 
Sensing matrix and basis matrix should be incoherent [38][39] to each other for lower 
value of ‘m’. In [40], restricted isometry hypothesis was introduced as a condition for 
exact recovery of sparse signals. It says that exact recovery occurs if matrix A obeys the 
RIP. The matrix A is said to satisfy the “s”-restricted isometry property (s is the sparsity 
of the signal) with restricted isometry constant δs, when there exists a constant δs such that, 
for every m×s sub-matrix 
sA of A and for every x [34], 
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2 2
(1 ) (1 )s s sx A x x                                                                                 (2.28) 
 
Many types of random matrices have good restricted isometry behavior. Random 
Gaussian, Bernoulli, and partial Fourier/DCT (discrete cosine transform) matrices satisfy 
the restricted isometry condition with number of measurements nearly linear in the 
sparsity level with exponentially high probability [33][41]. The most common types of 
random matrices (satisfying RIP) used in CS theory are [33][41]: 
 Gaussian matrices: The elements of this matrix are identically and 
independently sampled from a standard normal distribution. 
 Partial Fourier/DCT matrices: This is obtained by randomly selecting rows 
from the N×N Fourier/DCT matrix. That means, samples are chosen in 
random from original signal.  
Gaussian matrices have optimal isometry behavior. They need fewer samples than partial 
Fourier/DCT matrices to achieve same RIP constant. But, the Fourier/DCT matrices 
acquire measurements at lesser computational cost (unit cost per sample) and they require 
lesser storage. The number of samples required for exact reconstruction is [34]: 
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 log( / )m Cs N s  for Gaussian matrices 
 4(log )m Cs N      for Partial Fourier matrices 
where, C is a constant which varies from instant to instant.  The value of C is usually 
small.  
2.2.3 Subspace Pursuit Algorithm [42] 
Measurement matrix, signal sparsity and the compressed samples are the input 
parameters for the Subspace Pursuit algorithm.  The Subspace Pursuit algorithm is an 
iterative process. At each iteration, s largest frequencies (with respect to Fourier/DCT 
basis) of the signal are identified by taking projection and then sorting. An estimate of the 
original signal is computed considering those s largest frequencies. A least-squares 
problem is solved to get the approximation of the original signal. The solution of least-
squares problem requires pseudo-inverse computations. The estimated signal is then 
compared with the original compressed samples. A residual signal is derived by 
subtracting the compressed samples from the estimated approximation. This residual 
signal (unrecoverable energy) is that part of the original signal which cannot be 
reconstructed in the corresponding iteration. If the energy of the residual signal falls 
below a tolerance value, the algorithm convergences and the iteration process stops. The 
major computational burdens in the SP algorithm are the pseudo inverse computations. 
Both of these are related with the frequency pattern of the signal. The pseudo code of the 
SP algorithm [42] for solving (2.27) is presented next. 
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Algorithm: Subspace Pursuit [42] 
Input: s, A , y  
Initialization: 
1) T
0
 = {s indices corresponding to the largest magnitude entries} 
2) 0
0( , )r Ty resid y A , where resid is residue 
Iteration: At the ℓth iteration, go through the following steps 
1) 1l lT T  {s indices corresponding to the largest magnitude entries in the vector
* 1l
rA y
 }  * stands for matrix transposition 
2) Set †lp Tx A y , where 
†
lT
A is pseudo inverse of lTA  
3) lT  = {S indices corresponding to the largest elements of px } 
4) ( , )l
l
r T
y resid y A   
5) If 
1
2 2
,l lr ry y
 let 1l lT T  and quit the iteration  
Output: 
1) Estimate x, satisfying 
{1,..., }
0lN Tx    and 
†
l lT T
x A y  
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2.3 Literature Survey 
2.3.1 Synchrophasor Estimation 
The traditional synchrophasor estimation algorithms are based on the steady state concept 
of phasor which is defined by (1.1) and (1.2). The steady state concept of phasor assumes 
that the amplitude and phase angle of a phasor remain constant within the computational 
window. There are plenty of algorithms in this category. Among them, Discrete Fourier 
Transform (DFT) based algorithms are popular due to their good harmonic rejection 
property. Performance of DFT based algorithms deteriorates at off-nominal frequencies 
and in the presence of decaying DC. Three approaches have been taken to solve the 
problem of off-nominal frequency. In the first approach, sampling is done at a fixed 
frequency and a fixed window length. The calculated phasor is compensated as a function 
of the estimated frequency [43][44]. The issue with this method is that no compensation 
is done for harmonic frequencies.  In the second approach, the sampling rate is varied to 
maintain a fixed window length [45][46]. The issue with this method is that the sampling 
frequency may have a fractional component, which is difficult to implement without 
approximation. In the third approach, the sampling rate is fixed and the window length is 
varied to take care of the off-nominal frequency [47]. The issues with this method are that 
the variable window causes a computational burden on the processor and the window 
length may be a fractional number, which is difficult to implement without 
approximation. In DFT based methods, at first additional filters [48] are used to remove 
the decaying DC component from the signal and then conventional DFT is performed. 
Use of additional filter creates additional delays in the synchrophasor computation. The 
Newton method [49], Kalman filtering [50] and level crossing [51] techniques have also 
been proposed for synchrophasor computation.  
The above mentioned DFT based methods do not perform satisfactorily during power 
system dynamics. In [52], a raised cosine filter (RCF) is proposed to compute phasors 
during power oscillations and dynamics. The RCF filter needs a comparatively large (4 
cycles) computational time window. The assumption of constant synchrophasor 
parameter during computation window may not hold well during system dynamics 
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(power oscillation, frequency ramping, etc.) [52]. Recently, a new type of signal model 
has been proposed for synchrophasors which assumes that the parameters of 
synchrophasor vary within the computational window. The new signal model is referred 
to as ‘dynamic phasors’ [53]. The signal model for ‘dynamic phasor’ is given as: 
( ) ( )cos(2 ( ))mx t X t ft t                                                                                         (2.29) 
where, Xm and φ change with time t. 
The concept of ‘dynamic phasor’ is complex with respect to the steady state concept of 
phasors. Algorithms for ‘dynamic phasors’ estimation have been proposed in 
[53][54][55][56]. These algorithms claim to compute phasors more accurately than DFT 
methods during system dynamics but need more computations.  Recently, an iterative 
‘dynamic phasors’ estimation algorithm is proposed in [57] to take care of the decaying 
DC component. This algorithm uses separate filters to capture the fundamental and 
decaying DC components of the signal. The algorithm, presented in [57], is complex in 
nature and it needs larger response time and computations.   
LES based filters have also been proposed for phasor estimation. In [58], steady state 
concept based LES phasor estimation algorithm is proposed for distance impedance 
relays. In [12] similar method is mentioned in the context of synchrophasor estimation. 
LES filter of [58] has been used for iterative frequency estimation in [59]. The algorithm 
for iterative frequency estimation has also been used for harmonics estimation in [133]. 
In [58][12], LES filter is designed assuming a fundamental frequency and signal 
structure. Power system frequency often changes with time. LES filter of [58] cannot 
automatically adapt to the changing frequency scenario. It needs frequency information 
as an input. So, the LES filter [58] has to wait for the completion of the frequency 
estimation algorithm before doing any estimation. In addition, [58][12] require online  
pseudo inverse computation for each estimated frequency which becomes a 
computational challenge for real time implementation. The algorithm [59] has been 
proposed for synchrophasor estimation in Chapter 3. 
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The estimation windows of practical synchrophasor estimation filters are usually long 
(multiple fundamental cycles) to make robust and accurate estimations during system 
dynamics.  In [52]-[54], estimation filters are 4 fundamental cycles long. In the IEEE 
standard C37.118.1-2011 [14], examples of estimation filters are presented. In Table C.1 
of [14], 'M' class filters are 33, 24.75, 14.875, 6.0 and 2.5 fundamental cycles long for 
reporting rates 15, 20, 30, 60 and 120 frames/s respectively.  
2.3.2 Synchrophasor Quality Detection 
Existing synchrophasor estimation algorithms do not give any information about the 
nature/quality of the computed synchrophasor. Knowledge of synchrophasor 
nature/quality helps to understand the applicability of synchrophasors in the monitoring 
applications. The data messages sent by PMUs to phasor data concentrators (PDCs) 
mainly contain the ‘time quality’ information of the synchrophasors. Currently, utilities 
are testing various synchrophasor validation techniques [60][61] in PDCs. The techniques 
of [60] are extended in [61]. The validation techniques of [61] mainly test the quality of 
synchrophasors by looking at the synchrophasor magnitudes, angles, and cross-checking 
with the SCADA measurements. The techniques of [61] are off-line, manual, time 
consuming and may fail to detect a bad synchrophasor when the parameters of bad 
synchrophasor fall within expected range. The techniques of [61] cannot specifically tell 
if a synchrophasor is fault/switching transient synchrophasor. Currently, some of the 
WAMS applications use their own bad synchrophasor identification techniques. 
Traditional state estimation algorithms [62][63], synchrophasor based hybrid state 
estimation algorithms [64][65] and fault location algorithms [66][67] have bad data 
estimation capabilities. These algorithms use fitting/optimization/statistical methods to 
detect and eliminate bad measurements. These techniques are often time consuming and 
cannot detect all bad synchrophasors [68]. They are also not designed to detect 
fault/switching transient synchrophasor. Lack of access to samples over which 
synchrophasors are computed makes synchrophasor validation difficult in PDCs. In [21] 
it is written that synchrophasor quality detection ‘task requires access to raw data, which 
is only available to the PMU, and must be performed at the PMU level’. In [12] and [22], 
two transient monitors are proposed to detect quality of synchrophasor. Algorithms 
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[12][22] run in PMUs. The algorithms [12][22] calculate a number for each 
synchrophasor. Based on the value of the calculated number, the algorithms [12][22] 
decide the quality of synchrophasors. 
2.3.3 Compressive Sampling  
Compressive sampling has been used in many areas including video transmission [69], 
communication [70], MRI [71], medical imaging [72], etc. Among them, communication 
and imaging remain the major area of applications. CS is a comparatively new topic in 
the area of power systems. In [73], CS has been used for wireless reading of large number 
smart meters installed in a distribution system. These meters occasionally send load 
reports. In [73], communication delays are mainly investigated for wireless CS 
communication. CS reconstruction performance is not discussed in [73]. In [74], CS 
theory has been used for identification of transmission line outages. 
The CS theory started its journey with the several important results by David Donoho, 
Emmanuel Candès, Justin Romberg and Terence Tao. One of the important papers on CS 
theory is [36]. The basic formulation of CS theory can be found in this paper. In [36], a 
computationally efficient formulation was proposed for signal reconstruction. In [36], the 
signal reconstruction problem was defined as ℓ1-minimization problem. Similar type of 
result was published in an independent paper [75]. The name “Compressed Sensing” was 
used for the first time in [75]. The idea of using the ℓ1-minimization instead of ℓ0-
minimization was motivated by the results published in [37]. In [37], generalized 
uncertainty principle was proposed and discussed in reference to the signal recovery 
problems. In [37], the generalized uncertainty principle was used to explain that 
“something unexpected is possible; specifically, the recovery of a signal or image despite 
significant amounts of missing information”. It was also showed that (using discrete-time 
uncertainty principle) sparsity helps in the recovery of missing data. Random sampling is 
the major key to the success of the CS theory. In [37], it was mentioned (in a conjecture) 
that signal recovery from a subset may be possible if the samples of the subset are chosen 
in random. Duality property was also discussed in it. However, this paper could not give 
definite proof/conditions for sparse signal recovery. In this context, [36] was successful 
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to provide considerable amount of mathematical background for CS theory. In [36] 
minimum number of samples required for exact signal reconstruction was also presented. 
Till now CS theory was mainly discussed for sparse signals. In [41], CS theory was 
extended to the compressible signals which decay with power laws.  Initially, CS theory 
was mainly developed in frequency domain. So the measurement matrix was Fourier 
basis. In [41], other types of measurements ensembles, such as Gaussian, Binary were 
discussed. Another significant contribution of [41] is the introduction of ‘Uniform 
Uncertainty Principle” and “Exact Reconstruction Principle”. If these two principles are 
satisfied by the measurement matrix, the solution of the ℓ1-minimization problem gives 
the original signal. Another popular condition to ensure stable recovery is the “restricted 
isometry property”(RIP) proposed in [40]. The main purpose of RIP is to make sure that 
the geometry of sparse signals is preserved under the action of the sampling matrix. Now, 
most of the real world signals include noises. So, it is important for the CS theory to be 
stable in presence of noise. In [33], CS formulation for noisy data was presented. In this 
paper, authors also presented the condition for stable recovery for noisy data. Once the 
theory of compressed sampling got established, the next challenge was to find an efficient 
reconstruction algorithm. In compressive sensing, the major challenge is to identify the 
subspace in which the measured signal lies in. Once the correct subspace is determined, 
the non-zero signal coefficients are calculated by applying the pseudo inversion process. 
The main algorithmic challenge in CS theory is the reconstruction from the received 
samples. There are many approaches for solving the sparse approximation problems. 
Convex relaxations were the initial approach for signal reconstruction in CS theory. Here, 
sparse signal is reconstructed via solving a convex optimization problem. The most 
common approaches involve projected gradient methods [76], NESTA [77] or iterative 
thresholding [78]. Probabilistic methods use probabilistic models and statistical inference 
for sparse reconstruction. Bayesian compressive sensing [79][80] belongs to this 
category. In wireless sensor networks, large number of information sources is distributed 
over an area. In [81][82], compressive sampling algorithms for wireless sensor networks 
are presented. Greedy Pursuit methods iteratively refine the current estimate of the vector 
x by modifying one or several coefficients that give a substantial improvement in 
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approximating the signal. Examples include active-set method [83], stage wise OMP [84] 
and regularized OMP (ROMP) [85]. ROMP is an improved version of greedy algorithm. 
The results of ROMP are further improved in Compressive Sampling Matching Pursuit 
(CoSaMP) [86] and Subspace Pursuit (SP) [42] algorithms. CoSaMP and SP algorithms 
are very much similar in nature and provide rigorous performance guarantees in terms of 
recovery and program runtime. They are also deterministic in nature. The SP algorithm is 
computationally more efficient than CoSaMP, but the underlying analysis is more 
complex. In this thesis, a modified SP algorithm has been proposed for synchrophasor 
communication. 
2.3.4 Synchrophasor Applications 
Till now, many WAMS applications have been developed which use synchrophasor data. 
However, this is a comparatively new area. Initially, post-event analysis was the main 
application of synchrophasors. PMUs at this stage mainly acted as system disturbance 
recorders [87]. Synchrophasor data were extremely useful in post mortem analysis of the 
events in the 2003 North-eastern U.S. blackout. While operating as disturbance recorders 
[87], PMUs collected interesting information which led to the development of new 
synchrophasor applications. 
Situational awareness is one of the basic applications of synchrophasors. In the context of 
power systems, situational awareness means understanding of what is going on in the 
grids. Power system operators use display and visualizations tools [88] to make 
themselves aware of the evolving situations. Synchrophasors make direct monitoring and 
visualization of voltage and current phase angles possible. Now, system operators can 
easily sense the stability conditions of power grids by monitoring the accurate 
synchrophasor angles. Synchrophasors give system operators more confidence on what 
they see. WECC, ISO New England, Midwest ISO, PJM Interconnection and many other 
systems operators [88] are currently using synchrophasors for situational awareness. 
Synchrophasors have been used to improve the alarm tools [88]. New alarm such as 
phase angle alarm has been created using synchrophasor data. Accurate synchrophasors 
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have also improved the existing alarm systems. WECC, PJM and Midwest ISO [88] have 
used synchrophasors for better alarming.   
Synchrophasors are increasingly being used in state estimations. Synchrophasors are 
more accurate that SCADA measurements. Synchrophasors enable direct measurement of 
phase angles. So, synchrophasors are better candidates for state estimations. Currently, 
several synchrophasor based state estimation algorithms are being reported in the 
literature [89]-[92]. Several system operators are incorporating synchrophasors into their 
existing state estimations tools. Midwest ISO, New York ISO, Bonneville Power 
Administration (BPA) and Tennessee Valley Authority [88] are using synchrophasors for 
state estimations. 
Several power grids are getting interconnected through tie lines. Long distance power 
transfers are taking place with increasing load. Large power exchanges over long 
transmission lines often cause oscillatory instability in the grid. Negatively damped inter-
area modes can cause widespread blackouts. Blackouts may be avoided if these poorly 
damped oscillations are detected in the early stages. With SCADA measurements, it was 
difficult to measure the oscillations directly and accurately. Synchrophasors allow direct 
measurement of the small signal oscillations. Many algorithms [93]-[97] have been 
proposed in the literature to estimate the small signal oscillation modes using 
synchrophasors data. Midwest ISO, PJM Interconnection and WECC [88] are using 
synchrophasors for small signal oscillation monitoring. 
The possibility of voltage instability is increasing with increasing load, renewable energy 
penetration and interconnected networks. Traditional voltage stability estimation 
techniques are off-line and time-consuming. Traditional algorithms use dynamic models 
of power system components to assess the voltage stability. Recently, several 
synchrophasor based voltage stability prediction algorithms [98]-[101] have been 
proposed in the literature. Synchrophasor based voltage stability prediction algorithms 
need lesser computations. 
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Synchrophasors are increasingly used in many power system protection applications. Out 
of step relaying and wide-area angle instability detection [102] are examples of this.  
Traditional out-of-step relays [103] use distance relays and timers for the detection. 
Recently, synchrophasor based techniques [104][105] have been proposed for out of step 
relaying as synchrophasors allow direct measurement of phase angles. Phase angles are 
often used as inputs in these relaying algorithms. 
Accurate fault location helps to speed up restoration and reduce outage time for 
transmission lines. Fault location algorithms can be divided into three categories: phasor 
based, knowledge based [106] and travelling wave based algorithms [107][108]. 
Travelling wave based algorithms are time domain algorithms. Traditional phasor based 
algorithms use unsynchronized phasors [109]. These algorithms can be further divided 
into three categories: single end [110], double ends [111] and multi-terminals [112]. 
Recently, synchrophasor based algorithms are being proposed for fault location 
applications [113]-[114]. Accurate fault location estimation depends on the measurement 
accuracy. Inherent accuracies of synchrophasors help to reduce the fault location 
estimation errors. 
Transmission line parameters changes over time. Accurate synchrophasor measurements 
give an opportunity to estimate the actual parameters of transmission lines. In [115][116], 
algorithms have been proposed to estimate transmission line parameters using 
synchrophasors. 
Initially, PMUs were mainly installed on the transmission and sub-transmission lines. 
Recently, synchrophasors are also being considered for monitoring the power distribution 
systems [117]. With more and more renewable generations coming at the distribution 
level, islanding detection is also becoming an issue at the distribution level. 
Synchrophasor measurements have been used for islanding detection at distribution level 
[118]. Synchrophasors have been used for load modeling. Accurate load modeling is 
getting more and more importance in system analysis and operation. Synchrophasor 
measurements help to model distribution load accurately [117]. Harmonic measurements 
are very important for distribution systems. PMUs measuring harmonic synchrophasors 
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are being developed.  Use of synchrophasors for energy accounting has been discussed in 
[119]. In addition, synchrophasors have also been used for phase identification of 
distribution feeders [120]. 
2.4 Conclusion 
This chapter presents information which would be helpful for understanding later 
chapters of this thesis. At first, the accuracy requirements of the standard C37.118.1-2011 
have been presented in this chapter. Both steady state and dynamic performance 
requirements are presented here. Then, the theory and mathematical formulation of CS 
are discussed. The subspace pursuit (SP) algorithm is also described. Finally, the 
literature survey pertinent to the contributions of this thesis is presented. 
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Chapter 3  
 
 
 
3 Synchrophasor Estimation Algorithm 
Considering IEEE Standard C37.118.1-2011 
and Protection Requirements 
 
Synchrophasors are mainly used in wide area monitoring applications. Increasingly, 
synchrophasors are being considered for protection applications.  Protection applications 
require shorter response times and lower overshoot/undershoot values during large 
disturbances. In this chapter, a simple synchrophasor estimation algorithm has been 
proposed considering power system steady state, dynamic and protection requirements.  
The rest of this chapter is organized as follows: Section 3.1 describes the proposed 
synchrophasor estimation algorithm. The performance of the proposed algorithm has 
been compared with 5 existing algorithms. In section 3.2, brief descriptions of the 5 
existing algorithms are presented. Section 3.3 presents simulation results. Section 3.4, 
summarizes the conclusions reached in the investigations.  
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3.1 Proposed Algorithm 
The proposed method is a least error squares based iterative method which computes real 
and imaginary components of synchrophasors. Least error squares curve fitting technique 
fits a predefined curve on the measured samples. The parameters of the fitted curve are 
computed to minimize the sum of squares of the differences between the measurements 
and the predefined curve. In matrix notation, this can be written as: 
Y Ax                                                                                                                        (3.1) 
where Y is a column vector of N measured samples, predefined curve profile is defined in 
A, x is a column vector of coefficients corresponding to fitted curve and ε is 
error/mismatch vector. Left pseudo inverse matrix of A is a least squares solution of (3.1) 
which minimizes the squared error εT ε. So, x can be expressed as [58]: 
1[ ]T Tx A A A Y                                                                                                           (3.2) 
The least square solution (3.2) exists provided that the column vectors of A are linearly 
independent [53]. In this section, structure of the least error squares filter for proposed 
algorithm is discussed first and then the iterative synchrophasor estimation algorithm is 
presented. The sampling rate is fixed in the proposed algorithm. 
3.1.1 Structure of Least Error Squares Filter 
Power system voltage/current signals often contain fundamental, harmonics and decaying 
DC component. So, the signal model assumed in the proposed algorithm for the 
instantaneous voltage/current is given as: 
1 1 2 2
( ) cos( ) cos(2 ) ... cos(2 )
t
n n
x t a t a t a nt Ce

     

            (3.3) 
where, ω is the fundamental frequency, ‘n’ is the order of harmonics, τ is the time 
constant of decaying DC, and a1,…,an are the LES filter coefficients. The signal model 
(3.3) contains fundamental, harmonics and DC components. This signal model has also 
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been used in the LES method of [58].  Now, consider a synchrophasor computational 
time window of N=2m+1 samples. The center of the computational time window is 
considered as the reference time for the synchrophasor estimation. The power system 
signal (3.3) can be written in the digital domain as: 
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 (3.4) 
where, T is sampling time interval.  In (3.4), least error squares solution of x can be found 
using (3.2), as the columns of the matrix A are linearly independent. In (3.4), a1cos(θ1) 
and a1sin(θ1) are the real  and imaginary part of the computed synchrophasors. One needs 
to store the first two rows of pseudo inverse matrix to estimate the real and imaginary 
components of the synchrophasor. 
In PMU, once a synchrophasor estimation is completed, the computational window of the 
estimation filter is shifted (moving window) to make a new synchrophasor estimation. 
Suppose, Pr(j) and Pi(j) are the real and imaginary part of the fundamental phasor 
corresponding to j
th 
time window and; Pr(j+1) and Pi(j+1) are the real and imaginary part of 
the fundamental phasor corresponding to (j+1)
st 
time window. The (j+1)
st 
time window is 
obtained by shifting the j
th time window by ‘K’ number of samples. In Figure 3.1, rotation 
of estimated synchrophasors has been shown graphically. The amount of rotation can be 
estimated as: 
 
1 1( 1) ( )
( 1) ( )
tan tan
1 j
P Pi j i j
P Pr j r j
j
 
 
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 
 
       
      
 
                                             (3.5) 
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where, θj+1, θj are the phase angles corresponding to (j+1)
st
 and j
th
 time window; and 
(θj+1- θj) represents the rotation of phasor in ‘K’ sampling intervals. The amount of phase 
angle rotation in consecutive time window depends on the fundamental frequency f and 
the sampling rate Fs. The phase angle rotation can also be presented as: 
 
2 /
1 j
Kf Fsj
  
 
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 
 
 
                                                                                     (3.6) 
 
If system frequency is unknown, it can be estimated as: 
 
'
/ (2 )
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  
 
 
 
 
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                                                                           (3.7) 
where, f’ is the estimated frequency. The value of ‘K’ in (3.6), (3.7) depends on the 
synchrophasor estimation rate. When K=1, computational windows are shifted by one 
sample during each synchrophasor estimation. This implies that the synchrophasors are 
computed at Fs (sampling rate) for K=1.  
 
 
                                                                   Pj+1 
                              
                                                                                   θj+1                  Pj             
 
                                                          θj 
Figure 3.1: Rotation of synchrophasors in consecutive time windows 
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3.1.2 Proposed Iterative Algorithm 
In practical power systems, system frequency changes during both steady state and 
system dynamics. It is to be noted that the matrix A in (3.4) depends on the actual 
frequency of the signal. So, it is important to know the system frequency to accurately 
estimate the real and imaginary component of the fundamental phasors. In the proposed 
algorithm, actual frequency is unknown at the starting of each phasor estimation. The 
iterative estimation process starts with an assumed system frequency. In this study, 
frequency of previous time instant is used as a starting point of the iteration process. This 
type of assumption is very common in power systems when iterative methods are used 
for solving equations. In dynamic or transient simulations, equations are often initialized 
with values corresponding to previous time instant.  
In the proposed method, at the starting of each estimation process, fundamental 
synchrophasor is estimated using assumed system frequency. The estimated phasor angle 
is then used to refine the frequency estimate. The estimated frequency is used to form a 
new LES filter. This new LES filter is again used to estimate the fundamental phasor. 
This iterative process continues until the convergence of the calculated system frequency 
is achieved. The final estimate of the fundamental phasor is calculated using latest and 
converged frequency estimate. Detailed steps of the proposed algorithm are presented 
below: 
1) Obtain the parameters of the FIR filter by assuming that the fundamental 
frequency of the signal is equal to the latest estimate of the frequency 
obtained from (3.7). In the absence of the previous frequency estimate (for 
the first time window), the filter should be designed considering nominal 
system frequency. 
2) Estimate the real and imaginary component of the synchrophasor using 
(3.2) and (3.4).  
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3) Compute the phase angle rotation (θj+1-θj) by using (3.5), the filter 
designed in step 1) and the samples corresponding to the current (j+1)
st
 
and previous (j)
th
 time window. 
4) Estimate the fundamental frequency using (3.7). 
5) If the estimated frequency is same as the assumed frequency in step 1) or 
the maximum number of iteration is reached, stop the iteration. The real 
and imaginary component of the phasor obtained in step 2) is the output 
phasor value. Otherwise go to step 1). 
3.1.3 Practical Issues 
The main issue of the proposed algorithm is the computation of the pseudo inverse matrix 
(3.2) corresponding to different frequencies. In the proposed algorithm, the pseudo 
inverse matrix is computed offline in steps of 0.01 Hz between 55 to 65 Hz (North 
American system) and the first two rows of each pseudo inverse matrix are stored in the 
memory.  
The proposed algorithm uses difference equation to estimate system frequency. The 
reference frequency estimation algorithm of [14] also uses difference equation to 
compute system frequency. However, difference equations can be sensitive to noise. So, 
in the proposed method, validity of the estimated frequency should be checked before 
using it in the synchrophasor estimation. If the estimated frequency is found to be 
erroneous, previously computed correct frequency should be used for the synchrophasor 
estimation. The frequency response of the proposed algorithm is given in Appendix E. 
3.2 Algorithms Used for Performance Comparison 
In this work, the performance of the proposed algorithm has been compared with many 
existing algorithms (sampling frequency 1440 samples/s). In this section, existing 
algorithms that have been used for comparison are briefly described. In this work, all 
algorithms have been implemented using Matlab.  
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Method A [14] 
Classical Fourier algorithm is a basic tool for phasor estimation. In the standard [14], 
DFT based dynamic FIR filters are presented as reference algorithms. In this study, “M 
class reference” model of [14] is simulated and designated as method A. The order of the 
simulated “M class” filter is chosen as N=60+1=61. This filter length is derived from 
Table C.1 of [14].  
Method B [52] 
Raised Cosine Filters (RCF) are widely used in digital transmission. In [52], four cycle 
RCF is proposed to compute phasors during power system oscillations. RCF is chosen 
because it has flat top frequency response. The impulse response (shaping pulse) of the 
RCF filter is: 
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where, To=1/fo ,  fo is the fundamental frequency of the signal. Roll off factor α=0.7 is 
used in the simulation of this algorithm.  If s(n) is the input signal and P(n) is the 
calculated phasor then,  
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where, w[k] is given by 
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The algorithm uses fixed sampling rate. N is the number of samples per cycle. In this 
study, four cycle RCF filter has been used as suggested in [52]. This method is 
designated as Method B. So, in this case N=96 is used.  
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Method C [121] 
This algorithm uses DFT and a post processing step to find the fundamental phasor. At 
first, 1-cycle DFT estimates the phasor values and then Taylor’s expansion based post 
processing step is used to correct the DFT estimation errors during dynamics. In [121], 
dynamic phasors have been estimated by the “Four Parameters” or “Six Parameters” 
algorithms. In this study, “Six Parameters” algorithm has been used for comparison. “Six 
Parameters” algorithm needs phasor data of previous 3 cycles to compute the 
synchrophasors. In [121], the equation for the estimated phasor is given as:   
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where, X is box-car DFT phasor and ‘*’ stands for complex conjugate.  
Method D [54] 
The approach of method D is different from method C. In this method, dynamic phasors 
are estimated using a weighted least square technique of Taylor approximation. This 
method estimates the phasor and its derivative with maximally flat filters. In this study, 4 
cycles and 3rd order maximally flat filter has been used as Method D. So, in this case 
N=96+1=97 is used. 
Method E [122] 
It is known that fixed sampling rate is better than variable sampling rate [122] for 
synchrophasors estimations. Methods A to D are based on fixed sampling rates. 
Currently, protective relays are incorporating PMU functionalities. But, commercial 
relays use variable sampling rate and it is difficult for relays to switch to fixed sampling 
rate. In [122], a synchrophasor estimation method has been proposed which can be used 
in commercial relays. This method is described as Method E in this study. The filter 
response is similar to the reference filter presented in [14]. The filter length is 7.4 cycles 
(as used in [122]) for method E. 
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3.3 Performance Evaluation 
The nominal frequency considered for the study is 60 Hz. The fixed sampling rate of 
1440 samples/s is used for all the simulations. In this study, synchrophasors are computed 
at 1440 phasors/s rate and reported at 60 frames/s rate. The length of the computational 
window for the proposed algorithm is one and a half cycles (N=37). In this study, the 
proposed algorithm has been indicated as Method S. The standard [14] specifies two 
classes (Class P and Class M) of steady state and dynamic performance requirements for 
PMUs. The requirements for Class M are more stringent than Class P in terms of 
synchrophasor accuracies. However, Class P has more stringent requirements for filter 
response times and overshoot/undershoot values. In this work, the proposed algorithm is 
evaluated against the stringent requirements of both the classes (Class P and M). 
 At first, the steady state performance of the proposed algorithm is assessed and then; the 
results during system dynamics and faults are presented. The performance of the 
proposed algorithm is compared with the existing methods (mentioned in Section 3.2). In 
this study, filters of method A, B, C, D, E are designed at nominal frequency. ‘Total 
Vector Error’ (TVE) is used to quantify the error in synchrophasor estimates. For all the 
simulations, maximum TVE values have been computed over 5 s and used for all the 
comparisons. 
3.3.1 Steady State Condition 
The synchrophasor standard [14] specifies that the maximum TVE value should remain 
within 1% when the system frequency varies within ± 5 Hz of nominal frequency. In 
Table 3-1, performance of the proposed algorithm and other existing algorithms is 
presented for 60, 55 and 65 Hz frequencies. At 60 Hz, the maximum TVE is almost 0% 
for all the methods. At 55 and 65 Hz, TVE remains within 1% for all the investigated 
methods. The proposed method (method S) performs comparatively better than other 
methods at 55 and 65 Hz. This is expected because the proposed method automatically 
adjusts filter coefficients with the changing frequencies. In Table 3-1, the maximum 
frequency error (FE) is almost 0 Hz and the maximum rate of change of frequency error 
(RFE) is almost 0 Hz/s. In Figure 3.2, performance of the proposed algorithm is shown 
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for 2
nd
 to 12
th
 harmonics considering 10% THD in each case. From Figure 3.2, it is 
evident that the TVE errors are very less for the investigated harmonics. In Table 3-2, 
performance of the proposed method is compared with the other methods for 3
rd
, 4
th
, 5
th
, 
6
th
 and 7
th
 harmonics. The performance of method S, C and D is comparatively better 
than others in Table 3-2.  
 DFT based synchrophasor estimation filters usually do not have good out-of-band 
(including interharmonics) rejection properties. Out-of-band interfering frequencies (with 
respect to synchrophasor reporting rates) cause aliasing in the estimated synchrophasor 
values. PMUs use additional low pass filters [12] to remove the undesired effects of the 
out-of-band frequencies from the estimated synchrophasors. Performance of this 
additional low pass anti-aliasing filter mainly decides the performance of PMU during 
out-of-band interference. The standard [14] says ‘the out-of-band interference test 
verifies the effectiveness of the PMU anti-alias filtering’. In Table 3-3, performances of 
synchrophasor estimation algorithms are presented for 4 out-of-band frequencies 
(assuming 60 frames/s reporting rate) without considering additional low pass filtering. 
The 4 out-of-band frequencies of Table 3-3 are chosen according to the guideline of [14]. 
As per [14], the frequency of the out-of-band signal should vary “over a range from 
below the pass-band (at least down to 10 Hz) and from above the pass-band up to the 
second harmonic”[14]. It is evident that all the algorithms fail to meet the ‘<1.3%’ TVE 
requirement of [14] in Table 3-3. So, a simple averaging filter (as suggested in [12]) is 
further used with the proposed method S to improve the estimations of Table 3-2. In 
Table 3-4, the TVE values fall below 1.3% limit of [14] with the help of additional 
averaging filter. This implies that, with the help of proper anti-aliasing filtering, the TVE 
values will be within the specified limits of [14] when out-of-band frequencies are 
present in the estimation window. 
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Table 3-1: Performance at fundamental frequencies 
 
 
 
 
 
 
 
Figure 3.2: Performance of proposed algorithm in presence of various harmonics 
 
 
 
 
 
 
 
 
 
Frequency 
(Hz) 
Maximum TVE (%) 
Maximum TVE Limit is 1% as per [14] 
S A B C D E 
60 1.6e-11 0.017 0.016 3.4e-11 3.3e-11 0.018 
55 4.0e-11 0.14 0.13 0.21 0.04 0.15 
65 2.9e-11 0.14 0.13 0.21 0.04 0.15 
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Table 3-2: Performance in presence of harmonics 
Harmonic 
Number 
(10% THD) 
Maximum TVE (%) 
Maximum TVE Limit is 1% as per [14] 
S A B C D E 
3rd  1.6e-11 0.02 0.02 1.7e-11 3.4e-6 0.02 
4th  1.6e-11 0.02 0.02 1.8e-11 6.8e-6 0.02 
5th  1.7e-11 0.02   0.02 1.9e-11 7.2e-6 0.03 
6th  1.7e-11 0.02 0.02 1.8e-11 5.1e-6 0.03 
7th  1.6e-11 0.02 0.02 1.9e-11 3.7e-6 0.03 
 
 
 
Table 3-3: Effect of out of band frequencies without additional low pass filtering 
Out-of-band frequency 
with 10% magnitude 
(Hz) 
Maximum TVE (%) 
Method Name 
S A B C D 
10 0.88 6.22 0.11 3.38 1.55 
20 3.48 7.43 1.59 6.44 3.91 
95 3.45 8.04 3.11 6.63 5.41  
110 0.69 4.99 0.09 2.69 1.52 
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Table 3-4: Effect of out of band frequencies after additional low pass filtering 
Method 
S 
Maximum TVE (%) 
Maximum TVE Limit is 1.3% as per 
[14] 
10 Hz 0.11 
20 Hz 0.61 
95 Hz 0.48 
110 Hz 0.07 
 
3.3.2 Performance during System Dynamics 
Power systems are often exposed to various types of disturbances. So, it is very important 
to evaluate the performance of the proposed synchrophasor estimation algorithm during 
several power system dynamic situations. Small signal oscillations are very common in 
power systems. As mentioned in Chapter 2, small signal oscillations can be 
mathematically represented as amplitude and frequency modulated waveforms [14]: 
 [1 cos( )]cos( cos( ))]m x o aX X k t k t                                (3.12)  
where, Xm is the amplitude of the input signal, ω is the modulation frequency in Hz, ωo is 
the nominal frequency in Hz, kx is the amplitude modulation factor and ka is the phase 
angle modulation factor. The standard [14] allows maximum 3% TVE for modulation 
frequencies up to 5 Hz. In Table 3-5, performances of all the investigated algorithms are 
presented for modulation frequencies varied from 0.1 to 5 Hz and kx =0.1, ka =0.1. From 
Table 3-5, it is evident that all the algorithms including proposed algorithm satisfy the 
3% TVE criteria. Method D performs better than all the other methods. Maximum TVE 
for the proposed synchrophasor estimation method S is 0.58%, which is higher than the 
other methods, but it is well within the limit (3%) specified in the standard [14].  The 
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maximum TVE is lowest when the modulation frequency is 0.1 Hz and increases with the 
increasing modulation frequencies. In Figure 3.3, magnitudes of amplitude and frequency 
modulated synchrophasors estimated using proposed method S are shown. 
 
 
Table 3-5: Performance during amplitude and frequency modulations 
                           
Modulation  
frequency 
(HZ) 
kx=0.1;           ka=0.1 
Maximum TVE Limit is 3 % as per [14] 
Maximum TVE (%) Computer Over 5 s 
S A B C D E 
0.1 0.01 0.02 0.02 9.1e-5 1.2e-09 0.03 
0.5 0.05 0.02 0.02 0.0015 7.5e-07 0.03 
1 0.10 0.02 0.04 0.03 1.2e-05 0.04 
2 0.20 0.02 0.07 0.06 1.9e-04 0.05 
3 0.32 0.02 0.10 0.09 9.6e-04 0.06 
4 0.48 0.03 0.13 0.11 0.003 0.08 
5 0.58 0.03 0.15 0.13 0.007 0.09 
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    Figure 3.3: Magnitudes of the estimated synchrophasors in the proposed method 
 
Frequency ramp is an important event from the power system security point of view. 
Load generation imbalance often leads to ramping of system frequency. So, an evaluation 
of the performance of the proposed algorithm is required while frequency ramping takes 
place. As mentioned in Chapter 2, frequency ramp can be mathematically expressed in 
the synchrophasor domain as: 
2
m fX X R t                                                                                                       (3.13) 
where, Rf is the ramp rate of frequency. The standard [14] specifies 1% maximum TVE 
for the ramp rate of ±1 Hz/s and ramp range of 5 Hz. In Table 3-6, the maximum TVE 
values are presented for ±0.5 and ±1 Hz/s ramp rates. The simulation duration is 5 s. It is 
evident that all the methods except method B satisfy the limits of the standard [14] during 
frequency ramp. The TVE value for the proposed method is 0.018% which is better than 
all the other methods in Table 3-6. The TVE of the proposed method is low due to the 
fact that it easily adapts to the changing frequency conditions. In Figure 3.4, performance 
of the proposed algorithm is presented for larger ramp rates between -2 to +2 Hz/s. The 
simulation duration is also 5 s. From Figure 3.4, it can be concluded that the proposed 
method S performs consistently and satisfactorily at higher ramp rates. In Figure 3.5, 
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performance of the proposed algorithm has been presented for larger simulation 
durations. The simulation duration is varied from 6 to 10 s when ramp rate is -1 Hz/s. In 
Figure 3.5, maximum TVE is within 0.05% for simulation durations up to 10 seconds.        
   
 
Table 3-6: Performance during frequency ramp 
Ramp Rate 
Rf 
(Hz/s) 
                       Frequency Ramp 
Maximum TVE (%) Over 5 s Duration 
Maximum TVE limit is 1% as per [14] 
S A B C D E 
-1.0 0.02 0.1 1.031 0.73 0.04 0.25 
-0.5 0.01 0.03 0.50 0.42 0.003 0.13 
0.5 0.01 0.05 0.52 0.41 0.003 0.13 
+1.0 0.018 0.17 1.001 0.73 0.04 0.25 
 
 
 
 
 
 
 
Figure 3.4: Performance of proposed algorithm for various ramp rates  
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Figure 3.5: Performance of proposed algorithm during different simulation 
durations 
In a real power system, load pick-up/throw-off, switching events may cause transition to 
a new steady state from an existing state. The standard [14] specifies limits for the 
response time and overshoots when balanced step changes occur. In [14], ±10% step 
change of amplitudes and phase angles are considered. Response times and maximum 
overshoot/undershoot values corresponding to ±10% step change in synchrophasor 
magnitude are presented in Table 3-7. The change in TVE values with respect to time is 
also shown in Figure 3.6 (corresponding to Table 3-7). 
 
 
Figure 3.6: Performance during 10% step change in amplitude 
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                    Table 3-7: Performance during step change of synchrophasor amplitude 
Method 
Name 
Step Change in Amplitude 
Response Time (s) Max Overshoot/ 
Undershoot (%) 
10% Step Change  
S 0.018 1.1 
A 0.009 5.1 
B 0.017 4.1 
D 0.012 4.6 
E 0.028 4.7 
-10% Step Change 
S 0.018 1.1 
A 0.009 5.1 
B 0.017 4.1 
D 0.013 4.5 
E 0.028 4.7 
 
In Table 3-7, the response time of method A is lower than the other methods. Method E 
takes a comparatively longer response time than the other investigated methods. From 
Figure 3.6, it can be seen that the TVE values of method E, B and D take longer time to 
settle to steady state values. This is expected as method E (7.4 cycles), B and D (four 
cycles) use comparatively larger time window for synchrophasor computations. In Table 
3-7, the maximum overshoot/undershoot values of all the methods are below 10%. 
Maximum overshoot/undershoot value is lowest for the proposed method in Table 3-7.  
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In Figure 3.7, synchrophasor magnitudes estimated using proposed method are shown for 
±10% step change in amplitude. 
In Table 3-8, response times and overshoot values corresponding to ±10° step change in 
synchrophasor angle are presented. The response time of method E is found to be larger 
than other methods while response time of method A is smaller. The response time of the 
proposed method S is 0.023 s which is almost similar to method C. The response time of 
the proposed method S is intermediate among the investigated methods. In Table 3-8, the 
maximum overshoot value is lowest for the proposed method. In Table 3-8, the maximum 
overshoot/undershoot values of all the methods are below 10%. 
For M class filters, the standard [14] specifies 10% limit for maximum 
overshoot/undershoot and 0.079 s limit for response time (for reporting rate 60 frames/s). 
Similarly, for P class filers the standard [14] specifies 5% limit for maximum 
overshoot/undershoot and 0.0283 s limit for response time. From Table 3-7 and Table 3-
8, it is evident that all the investigated methods satisfy the requirements of M class filters 
for the amount of step changes specified in [14]. From Table 3-7 and Table 3-8, it is also 
evident that the proposed method S satisfies the requirements of both P and M class 
filters for  the amount of step changes specified in [14].     
 
 
Figure 3.7: Performance of proposed algorithm for ±10% step change in 
synchrophasor magnitude 
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Table 3-8: Performance during step change of phase angle 
Method Response Time (s) Max Overshoot/  
Undershoot (%) 
                   10° Step Change in Phase Angle   
S 0.023 1.2 
A 0.012 3.8 
B 0.019 4.8 
C 0.024 3.78 
D 0.016 3.8 
E 0.032 3.9 
                   -10° Step Change in Phase Angle   
S 0.023 1.1 
A 0.012 3.8 
B 0.019 4.8 
C 0.024 5.9 
D 0.016 3.5 
E 0.032 3.9 
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3.3.3 Performance during Faults 
In power systems, faults may lead to significant change in the system parameter values. 
In addition, faults can cause decaying DC component to appear in current waveforms. 
Application of synchrophasors in power system protection [123] is an evolving concept. 
Performance of synchrophasor estimation algorithms during system faults is critical for 
protection applications. Apart from protection, quality of estimated synchrophasor values 
during system faults also affects other applications. A transmission line fault location 
algorithm requires shorter response time and accurate synchrophasor estimates during 
faults. The IEEE standard [14] does not specify any TVE requirements for large 
disturbances. In this section, performance of the proposed algorithm is investigated for 
decaying DC and large disturbances.  
Presence of decaying DC component in fault currents can significantly affect the 
synchrophasor estimation. The new standard does not specify any TVE requirement for 
synchrophasor estimation in presence of decaying DC. In Table 3-9, following signal [57] 
has been used to test the performance of all algorithms. 
 0.05 0.2( ) 1.5cos(2 ) 0.5* 0.3*
t t
x t ft e e
 
                                                       (3.14) 
The fundamental frequency is varied from 55 Hz to 65 Hz. In (3.14), two different time 
constants are considered. From Table 3-9, it is evident that the proposed method S and 
method B perform better than the other investigated methods. The proposed method 
performs satisfactorily in presence of decaying DC as the signal model of the proposed 
method contains linearized equation for decaying DC. It is to be noted that the proposed 
algorithm does not use time constant of decaying DC as input parameter. In Table 3-9, 
the TVE values for the method C and D are around 3%. The method A performs poorly 
with more than 5% TVE in presence of decaying DC. 
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Table 3-9: Performance during off-nominal frequency and decaying DC 
Frequency 
(Hz) 
Maximum TVE (%) 
Method Name 
S A B C D 
55 0.57 >5% 0.34 3.9 2.5 
58.5 0.25 >5%     0.26 3.7 2.5 
60 0.23 >5% 0.25 3.5 2.4 
61.5 0.21 >5% 0.27 3.7 2.5 
65 0.15 >5% 0.36 3.9 2.5 
 
 
During faults, voltages and currents of power system buses go through abrupt changes. 
The fault current usually varies from 10-20 p.u. The voltage at the fault point may 
decrease to 0.1 p.u. In Table 3-10, the response times corresponding to 1000%, 1500% 
and 2000% step changes in the synchrophasor magnitudes are presented. The response 
times of the proposed method are smaller than all the other investigated methods. The 
response time of method E is 0.09 s, whereas response time of method B-D lies between 
0.04-0.06 s.  
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Table 3-10: Performance during large change of synchrophasor amplitude 
 
Method 
Name 
Step Change in Synchrophasor Amplitude 
Response Time (s) 
1000% Step Change 1500% Step Change 2000% Step Change 
S 0.025 0.025 0.025 
A 0.031 0.031 0.031 
B 0.056 0.056 0.056 
D 0.047 0.047 0.047 
E 0.090 0.090 0.090 
 
 
Phase angles of current and voltage synchrophasors may change drastically during 
system faults. Response times corresponding to ±90° and ±45° step changes in phase 
angles are presented in Table 3-11. In this case also, the response times are lower for the 
proposed method S in comparison with the other investigated methods. Response times 
are largest for method E among the investigated methods. Time criticality is very much 
important for power system protection. A better protection system should always have 
smaller response time. From this perspective, it can be concluded that the proposed 
method is more suitable than the other investigated methods for wide area protection 
applications. 
 
 
69 
 
 
 
Table 3-11: Performance during large change of synchrophasor phase angle 
Step Change in Phase Angle 
Method Response Time (s) 
90° step -90° step 45° step -45° step 
S 0.025 0.025 0.025 0.025 
A 0.031 0.031 0.031 0.031 
B 0.052 0.052 0.052 0.052 
C 0.043 0.043 0.043 0.043 
D 0.044 0.044 0.044 0.044 
E 0.061 0.061 0.061 0.061 
 
Instantaneous voltage and current values are often contaminated with the measurement 
noise. The effect of noise on the performance of the synchrophasor estimation algorithms 
is presented next.  The effect of noise has been modeled by adding uniformly distributed 
pseudorandom numbers to the original signal. In Figure 3.8, TVE values corresponding 
to different signal to noise ratios (SNR) are presented for amplitude-frequency modulated 
oscillations defined by (3.12). TVE values of method A reaches 3% limit when the SNR 
is around 29 dB. In Figure 3.8, TVE values of all the investigated methods remain within 
1% when the SNR values are greater than 40 dB.  
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Figure 3.8: Performance during noisy oscillations  
 
In Figure 3.9, TVE values corresponding to different SNR values are presented for 
system frequency ramp. TVE values of all the investigated methods cross the 1% limit 
the when the SNR is around 30 dB. Method A performs poorly when the SNR values 
become lower than 35 dB. From Figure 3.9 it is evident that the proposed method S 
performs comparatively better than the other investigated methods. 
 
               Figure 3.9: Performance during frequency ramp with noise 
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3.3.4 Stopping Criteria 
Selection of stopping criteria is a design issue for iterative algorithms. Protection 
applications usually demand lesser computations for phasor estimation algorithms. In the 
proposed method, stopping criteria is chosen to keep the computational requirement low 
while achieving the desired accuracy of [14]. In Figure 3.10, effect of different stopping 
criteria is presented for different noise levels considering system frequency ramping rate 
1 Hz/s. Iteration process is terminated if the maximum number of iterations is reached. In 
Figure 3.10, maximum iteration number is varied up to 10. In Figure 3.10, maximum 
TVE values remain almost constant for all the investigated noise levels when maximum 
iteration number is 2 or more than 2. So, in this case, higher number of iterations does not 
increase the accuracy of the estimated values. The noise levels do not have any 
significant impact on the termination of the iteration process in Figure 3.10. Similar 
analysis has been done for other type of signals of [14]. It has been found that the 
maximum iteration number 2 is enough to meet the accuracy requirements of [14] while 
keeping the computations low. So, in all the simulations of this chapter, the iteration 
process is terminated if the difference (absolute value) between the estimated frequency 
and the assumed frequency falls below a predefined value ε=0.001 or the maximum 
number of iteration 2 is reached. Different stopping criteria can also be used depending 
on the design requirements. 
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            Figure 3.10: Effect of different stopping criteria (TVE limit 1% [14]) 
3.3.5 Convergence of the Proposed Method 
The proposed algorithm iteratively computes system frequency as an intermediate step. 
Convergence of frequency estimation is required for accurate and stable synchrophasor 
estimation. In Figure 3.11, estimated and actual frequency is presented for frequency 
ramp rate -1 Hz/s. The relation between filter group delay and time tagging of 
synchrophasor is discussed in [14]. The filter group delay gets compensated with time 
tagging of [14]. So, in Figure 3.11, the delay is near to zero. In Figure 3.11, the maximum 
frequency error (FE) is 0.019 Hz. In Figure 3.12, time variations of TVE values are 
presented for system frequency ramp 1 Hz/s. It is to be noted that the TVE values of the 
proposed method remain very low during the simulation period of 5 sec. This proves the 
convergence of the frequency estimation during frequency ramp. In Figure 3.13, 
estimated and actual frequencies are presented for frequency modulated (5 Hz) 
waveform. In Figure 3.13, the maximum frequency error (FE) is 0.056 Hz and the 
maximum rate of change of frequency error (RFE) is 0.17 Hz/s. Actual frequencies of 
Figure 3.13 are derived according to [14]. In Figure 3.14, time variations of TVE values 
are presented for amplitude and frequency modulated (5 Hz) synchrophasors. In this case, 
the TVE values of the proposed method remain within 0.6% during the simulation period 
of 5 sec. These results show the convergence of the proposed method and the frequency 
estimation. 
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Figure 3.11: Estimated frequency during frequency ramp 
 
 
 
Figure 3.12: TVE values during system frequency ramp for 5 s 
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Figure 3.13: Estimated frequency during frequency modulations 
 
 
    
Figure 3.14: TVE values during amplitude and frequency modulations 
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3.3.6 Computational Cost  
The proposed algorithm mainly involves multiplications and summations in each 
iteration. The number of multiplications and summations depends on the computational 
window length. If the window length is N, then 2*it*N real multiplications, 2*it*(N-1) 
real summations and it divisions are required at maximum for each synchrophasor 
estimation (where it is the maximum number of iterations). In this study, it=2 is used.  
In Table 3-12, computational costs (approximate) of the proposed and investigated 
methods are presented considering sampling rate 1440 samples/s. Efficient programming 
can always reduce the computational cost of any algorithm during implementation. In 
Table 3-12, effect of efficient programming is not considered. It can be seen that the 
computational costs of method B, C, D are comparatively higher than the method A and 
S. The computational cost of the proposed method is modest and it is similar to the DFT 
based method A which is presented in the standard [14].   
 
 
Table 3-12: Number of real multiplications and summations 
Method Name Number of Real 
Multiplications 
(approximate) 
Number of Real 
Summations 
(approximate) 
S 2*it*37 2*it*(37-1) 
A 2*61 2*(61-1) 
B 2*4*24 2*4*(24-1) 
C 3*(2*24+6) 3*(2*(24-1)+6) 
D 2*4*(4*24+1) 2*4*(4*24) 
E 3*61 3*(61-1) 
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3.3.7 Effect of Filter Design on Synchrophasor Estimation 
In the proposed algorithm, filter coefficients are pre-computed and stored in the memory. 
For practical implementation, filter coefficients are computed in steps of frequency. 
Larger frequency step needs lesser amount of memory to store the filter coefficients 
while smaller frequency step needs larger amount of memory. In the previous 
simulations, filter coefficients are pre-computed in steps of 0.01 Hz between 55 to 65 Hz 
and stored. In this section, relation between frequency step/precision and performance of 
the proposed algorithm is investigated.  
In Table 3-13, effect of frequency precision is presented for frequency ramp situation. 
The precisions of frequencies (used for storing filter coefficients) are varied from 0.01 to 
0.1 Hz. In Table 3-13, the maximum TVE value is 0.0182% and the required memory is 
2*37*4*1000/1024 = 289 kB when the frequency-precision is 0.01 HZ. It is assumed that 
each filter coefficient is stored as 32 bit number. Similarly, the maximum TVE is 
0.0357% and the required memory is 58 kB when frequency precision is 0.05 HZ. In 
Table 3-14, the effect of frequency step on the synchrophasor estimation error is 
presented for the amplitude and frequency modulated oscillations. In Table 3.14, the TVE 
values remain almost unaffected by the change of frequency precisions of the stored filter 
coefficients. 
From Table 3-13 and 3-14, it can be concluded that the memory required to store the 
filter coefficients in the proposed method is modest and economically viable in the 
present day scenario. The results of Table 3-13 and 3-14 also signify that the performance 
of the proposed method is not significantly impacted when lesser memory is available for 
storing filter coefficients.  
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Table 3-13: Effect of filter design during frequency ramp 
Frequency                     
Precision Used for 
Storing Filter 
Coefficients                
(Hz) 
Frequency Ramp Rate Rf = 1 Hz/s 
Maximum TVE (%) Memory Size  
(kB) 
0.01 0.0182 289 
0.02 0.0222 145 
0.03 0.0264 96 
0.04 0.0312 72 
0.05 0.0357 58 
0.06 0.0413 48 
0.07 0.0463 41 
0.08 0.0502 36 
0.09 0.0565 32 
0.10 0.059 29 
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Table 3-14: Effect of filter design during oscillations 
Frequency                     
Precision 
Used for 
Storing Filter 
Coefficients                
(Hz) 
Modulation Frequency 5 Hz             
(kx=0.1; ka=0.1) 
Maximum TVE (%) Memory Size (kB) 
0.01 0.5813 289 
0.02 0.5813 145 
0.03 0.5813 96 
0.04 0.5973 72 
0.05 0.5917 58 
0.06 0.5813 48 
0.07 0.5853 41 
0.08 0.5813 36 
0.09 0.5696 32 
0.10 0.5813 29 
 
 
 
79 
 
3.3.8 Example of Protection Application 
Synchrophasors are increasingly used in many power system protection applications. Out 
of step relaying and wide-area angle instability detection [102] are examples of this.  
Traditional out-of-step relays [103] use distance relays and timers for the detection. 
Recently, synchrophasor based techniques [104][105] have been proposed for out of step 
relaying as synchrophasors allow direct measurement of phase angles. Phase angles are 
often used as inputs in these relaying algorithms. Fast and accurate phase angle 
measurement is needed for fast operation of these protection schemes. Faster angle 
tracking requires lower response times for the synchrophasor estimation algorithms. The 
effect of synchrophasor estimation filter lengths on the phase angle tracking is 
demonstrated using a two machines system (Figure 3.15). This system is taken from 
[124].  A single phase to ground fault is created at the center of the transmission line. 
This fault is cleared by opening a 3-cycle circuit breaker. The positive sequence voltage 
synchrophasor is computed at the both end of the line using proposed and other existing 
methods. In Figure 3.16, phase angle differences of the positive sequence voltages are 
presented for pre-fault and fault conditions. In Figure 3.16, the proposed method settles to 
a new phase angle difference value corresponding to the faulted conditions. However, 
other existing methods could not settle to the new phase angle difference value (Figure 
3.16) as the filter lengths of other methods are either greater than (method B, D) or 
comparable with the fault clearing time. So, in this case, the proposed method performs 
better than the other investigated methods. In addition, there will not be enough fault 
samples to compute a synchrophasor corresponding to the fault condition only if the 
length of the estimation filter is greater than the fault clearing time. So, for this reason 
also length of synchrophasor should be shorter. Recently, commercial relays are coming 
with integrated PMU functionality. The proposed method is also suitable for these types 
of relays. 
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Figure 3.15: Two Bus system simulations [124] 
 
 
 
Figure 3.16: Phase angle difference of positive sequence bus voltages during single 
phase to ground fault 
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3.4 Conclusion 
A simple LES based synchrophasor estimation technique has been proposed in this 
chapter. The proposed algorithm is iterative in nature and is based on the conventional 
concept of phasors. It is shown that the proposed method satisfies the performance 
criteria of the IEEE Standard C37.118.1-2011. The proposed algorithm satisfies criteria 
for both M and P class filters of IEEE Standard C37.118.1-2011. The proposed algorithm 
outperforms most of the investigated algorithms during off-nominal frequencies and 
frequency ramp. Increasingly, synchrophasors are being considered for protection 
applications in smart grids. Apart from protection, the quality of the estimated 
synchrophasor values also affects other applications (transmission line fault location) 
during system faults. The new IEEE Standard C37.118.1-2011 does not specify any 
criteria for large disturbances, which is critical for protection applications. It is shown 
that the proposed method performs satisfactorily in the presence of decaying DC and 
large disturbances. Performance of the proposed method has also been compared with the 
existing methods. The proposed algorithm has lower response time and lower 
overshoot/undershoot value with respect to the existing investigated algorithms during 
large disturbances. The proposed method is also found to perform satisfactorily in the 
presence of noise. The storage requirement of the proposed algorithm is modest and the 
computational cost is lower and comparable with the DFT based methods. 
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Chapter 4  
 
 
 
4 Application of Compressive Sampling in Synchrophasor 
Data Communication in WAMS 
In this chapter, areas of synchrophasor data communications which can be improved by 
compressive sampling (CS) are identified. In section 4.1, CS based synchrophasor 
communication is proposed. In this Section, modified Subspace Pursuit algorithm is 
proposed for CS reconstruction. The proposed CS reconstruction algorithm is a modified 
version of Subspace Pursuit algorithm. Section 4.2 discusses the applicability of CS on 
synchrophasor data. Results are presented in section 4.3. In section 4.4, design issues are 
discussed. In section 4.5, performance of CS is compared with the interpolation and 
compression methodologies. 
4.1 Proposed CS Based Synchrophasor Communication 
In this section, CS based synchrophasor communication is proposed. The proposed 
algorithm consists of three components: 
 CS sampling in PMU 
 CS reconstruction in control center PDC 
 Modified SP algorithm  
In section 4.1.1, it is shown that how traditional CS sampling can be adapted for 
synchrophasor communication considering C37.118.1-2011 [14]. Section 4.1.2 describes 
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when and how often synchrophasor reconstruction can be performed in PDCs. Section 
4.1.3 proposes modified Subspace Pursuit (SP) algorithm for CS reconstruction.  
In Figure 4.1, block diagram of CS based synchrophasor data communication is 
presented. Synchrophasors are compressive sampled at a PMU and then transmitted to a 
super-PDC (control center PDC) directly or via substation PDCs. Synchrophasors are 
reconstructed at higher rates in super-PDC. The reconstructed synchrophasors are used in 
WAMS applications. 
 
         
                                              y                      y                                               PDC 
 
 
 
 
 
                         Output 
 
PDC                                                         y                                                       y  
 
Figure 4.1: Block diagram of CS for synchrophasor communication 
 
4.1.1 CS Sampling in PMU 
In traditional CS, signals are processed (sampling and reconstruction) in blocks. As a 
result, there is a waiting time delay in recovering the signal. As per standard C37.118.1-
2011 [14], it is desired to send synchrophasors as soon as they are generated. So, partial 
Fourier/DCT matrix has been chosen as measurement matrix in this work. The sensing 
matrix has one non-zero element of value 1 (spike or Dirac Delta function) in each row. 
The position of non-zero value is the index of the synchrophasor being reported. Due to 
this structure of sensing matrix, synchrophasors are sent as soon as they are generated 
(not in batch) over communication networks.  
Transmit 
Receive in Super-PDC 
Reconstruction in 
Super-PDC 
Compressive Sampling in 
PMU
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In the proposed algorithm, PMU computes synchrophasors in a random time-sequence. 
The random time sequence is derived from a uniformly spaced time instants. However, it 
is difficult to generate sequences which are ‘random’ in true sense. Computer generated 
random numbers or sequences are basically ‘pseudo random’ numbers or sequences. In 
case 1 of section 5.3, synchrophasors y1,… y15, y19, y20, y23, y25, y29, y34, y36, y39, 
y42,… corresponding to time instants t1,… t15, t19, t20, t23, t25, t29, t34, t36, t39, 
t42,… are sent to control center PDC. The time instants (t1,… t15, t19, t20, t23,…) of 
synchrophasors are derived from equally spaced time instants t1, t2, t3,….tt. In control 
center PDC, synchrophasors are reconstructed at equally spaced time instants t1, t2, 
t3,….tt.  
Once PMU completes synchrophasor computations corresponding to a time instant, 
synchrophasors are sent to PDC in data packets satisfying standard C37.118.2-2011 [17]. 
Each synchrophasor data packet contains measurement time (time instant) of each 
synchrophasor along with synchrophasor value. Control center PDC knows the sampling 
time instant of each synchrophasor from the data packet sent by PMU. Power system 
synchrophasors are complex numbers. In PMU data packets, complex valued 
synchrophasors are represented as magnitude-angle or real-imaginary numbers [17]. 
4.1.2 CS Reconstruction in PDC 
In the proposed algorithm, CS reconstruction is incremental in nature. In control center 
PDC, reconstruction process starts every time new synchrophasor (CS sample) arrives at 
receiver. Control center PDC maintains for each PMU an array of recently received 
samples. Newly arrived synchrophasor is added, oldest synchrophasor is deleted from the 
array. Suppose, a PMU computes synchrophasors in random time sequence which is 
derived from equally spaced time instants t1, t2, t3….tt. The PMU has sent y1 ... y28, y30 
synchrophasors corresponding to t1 … t28, t30 time instants. Now, PMU computes y33 
and sends it to super-PDC. Once y33 reaches super-PDC, reconstruction process starts 
immediately to find y31, y32. It is to be noted that the reconstructed synchrophasors are 
equally spaced in time (t1, t2, ….tt). So, reconstructed synchrophasors can be easily used 
in the monitoring applications. 
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4.1.3 Modified SP Algorithm 
In this work, original SP algorithm [42] is modified to reduce computational 
requirements. Modified SP algorithm reduces calculations for streaming synchrophasor 
data. Original SP algorithm [42] is an iterative process. Suppose, a signal is s-sparse or is 
expected to have maximum s non-zero elements in vector x. So, in every iteration of 
original SP [42], indices corresponding to s largest frequency components of signal are 
estimated. The s largest frequencies are then used to get an estimate of the original signal. 
The estimated signal is compared with the original signal to check the convergence of the 
algorithm.  
In SP algorithm, pseudo inverse computations are the major computationally demanding 
steps. In this work, power system signals are expressed using Fourier/DCT basis. 
Structure of power system signals may change with time as power system goes through 
steady state and dynamic conditions. Three types of changes can happen in the co-
efficient vector x of (2.24). In first type, magnitudes of frequency components may 
change; in second type, frequency pattern (positions of non-zero elements in x) may 
change; and in third type, both magnitude and frequency pattern may change. New 
pseudo inverse computation is required when coefficient pattern changes with respect to 
previous instant. However, new pseudo inverse computation is not needed if only the 
magnitudes of frequency components in vector x change with respect to previous instant.  
In the proposed modified SP algorithm, frequency pattern of previous data block is used 
as an initial estimate for the present data block. Frequency pattern of previous data block 
gives a good initial estimate for starting the iterative reconstruction process of present 
data block. Good initial estimate of frequency pattern leads to fewer iterations and faster 
convergence of the modified SP method. New pseudo inverse matrix computation is not 
needed when frequency pattern of present data block remains same as previous data 
block. As a result, computational burden gets reduced in the modified SP method. Many 
iterative power system algorithms use initial assumptions similar to modified SP method. 
In many power system dynamic or transient simulations, equations are initialized with 
values of previous time instant.    
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Modified SP algorithm differs from SP algorithm only at the initialization step. In step 1, 
frequency pattern T
i-1
 of previous (i-1)
th
 block of data is used as an input to the 
reconstruction algorithm of the ith block of data. In step 2, mismatch between original 
and estimated CS samples (using (i-1)
th
 pattern) is computed. In step 3, algorithm stops if 
the norm of the mismatch vector is lower than a predefined value. The mathematical 
properties of modified SP are similar to the original SP method [42]. Results of this 
chapter prove the reduced computational requirement of modified SP method for 
synchrophasor data.  The pseudo code of the proposed Modified Subspace pursuit 
algorithm is presented below. 
 
Algorithm: Modified Subspace Pursuit 
Input: A , y , Ti-1, s  
Initialization: 
1) T
0
 = T
i-1 
 
2)
0
0 0r T Ty y A x  ;  
3) If 0
2r
y  , quit the iteration and output the estimated signal using y x ; 
    Else continue to step 4 
 
Iteration: At the ℓth iteration, go through the following steps 
4) 1l lT T  {s indices corresponding to the largest magnitude entries in the vector
* 1l
rA y

}      
*
stands for matrix transposition 
5) Set 
†
lp T
x A y  where, †
lT
A is pseudo inverse of lTA  
6) lT  = {s indices corresponding to the largest elements of px at ℓ
th
 iteration} 
7) 
l l
l
r T T
y y A x  ; where 
l
ry is the residue vector at ℓ
th
 iteration 
8) If 1
2 2
,l lr ry y
 let 1l lT T  and quit the iteration and set T
i 
= T
l 
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Output: 
9) The estimated coefficient vector x , satisfying  
{1,..., }
0lN Tx    and 
†
l lT T
x A y  
10) The estimated signal output is y x  
 
where,  
 T
i-1 
= S indices corresponding to the largest magnitude entries in the vector x for (i-1)
th
 
block of data. 
 T
0
 =   Initial pattern of non-zero elements in x. 
0
ry = The initial residue (mismatch) vector. 
0Tx = Co-efficient vector estimated using T
0
 pattern/indices. 
0TA = Sub-matrix of A with columns matching T0 indices. 
lT
A = Sub-matrix of A with columns matching Tl indices. 
l
ry  = Residue vector at ℓ
th
 iteration 
 
4.2 Sparsity of Synchrophasor Data 
PMUs use several lowpass filters to remove high frequency transients from 
synchrophasors. Harmonics do not appear in the calculated synchrophasor values as 
synchrophasor estimation algorithms have good harmonic rejection properties. In 
C37.118.1-2011, synchrophasors need to satisfy accuracy requirements during system 
dynamics if synchrophasor reporting rate is 10 frames/s or higher. This implies that 5 Hz 
is the maximum frequency expected (according to [14]) in the synchrophasor domain 
oscillations; otherwise aliasing will take place. Frequencies 0.1-5 Hz mainly appear in the 
synchrophasor domain due to low frequency oscillations. In a power system, finite 
numbers of (generally 1-2) low frequency oscillation modes usually appear 
simultaneously. In Nordic grid [125], 0.33 Hz mostly appeared in Finland, 0.48 Hz 
appeared in Southern Norway, 0.61 Hz appeared in Northern Norway and 0.77 Hz 
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appeared in Western Norway. Single oscillation mode was observed at a particular place 
during 1996 blackouts [93]. Synchrophasor measurements of other power grids also show 
the simultaneous presence of finite and lower number of frequency components 
(excluding noise) in synchrophasor domain. As a result, power system synchrophasors 
can be considered as sparse signals and suitable for CS application. CS should be 
designed to match the expected sparsity of data. 
4.3 Performance Evaluation 
In this section, performance of CS is evaluated using simulated synchrophasors. Both 
steady state and dynamic situations are considered. 
4.3.1 Simulation Parameters 
For performance evaluation, it is needed to simulate a simple measurement system for 
power system synchrophasors. In this study, two cases are considered. In case 1, PMU 
sends synchrophasors at 960 frames/s. At the receiving end in super-PDC, 
synchrophasors are reconstructed at 2880 frames/s rate (equally spaced in time). 
Similarly, in case 2, synchrophasors are reported at 240 frames/s rate. At the receiving 
end, synchrophasors are reconstructed at 720 samples/s rate (equally spaced in time). 
Presently, commercial PDCs support synchrophasor communication rates up to 240 
samples/s. Case 2 is similar to the current situation in terms of communication rate.  Case 
1 is chosen to depict the possible future situations. The nominal system frequency is 60 
Hz. For both the cases, N is chosen to contain 1 fundamental cycle. So, N=48, m=16 for 
case 1 and N=12, m=4   for case 2. In case 1,  is a 16*48 matrix. In case 2,  is a 4*12 
matrix. In this study, DCT basis has been used for sparse representation. Real and 
imaginary representations of synchrophasors are used for the reconstructions. The 
synchrophasor reconstruction error is computed using Total Vector Error (TVE) [14]. In 
sections 4.3.1 to 4.3.7, it has been assumed that the synchrophasors computed by PMUs 
are noiseless (no synchrophasor estimation error). However, the effects of synchrophasor 
estimation errors are discussed in section 4.3.8. 
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4.3.2 Reconstruction Performance: Steady State Synchrophasors 
In Table 4-1, reconstruction performance is presented for steady state synchrophasors. It 
can be seen that the maximum TVE values are within the limit (maximum TVE <1%) of 
C37.118.1-2011. The computational overhead is calculated in terms of number of times 
pseudo inverse computations are done. In Table 4-2, computational complexity is 
presented for the steady state case 1 and 2. Maximum number of pseudo-inverse 
computation (for each CS reconstruction) is presented in Table 4-2. It can be seen that the 
maximum number of pseudo inverse computation is only 2 in modified SP method and 4 
in SP method for single reconstruction. Computation overhead in the modified SP 
method is low as the frequency pattern does not change over time. So, modified SP 
method improves the computational performance with respect to the original SP method. 
 
 
Table 4-1: Steady state compliance 
Phasor Maximum TVE (%) 
Case-1 Case-2 
1 0   8.8818e-014 4.1345e-011 
1 30   8.9738e-014 4.0912e-011 
0.5 0   8.8818e-014 4.1360e-011 
1.5 0   7.4015e-014 4.1360e-011 
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Table 4-2: Computational complexity: steady state 
Phasor Number of  ‘pseudo-inverse’ computations per CS 
reconstruction 
Case-1 Case-2 
SP Modified SP Modified SP 
Max Max Max 
1 0   4 2 2 
1 30   4 2 2 
0.5 0   4 2 2 
1.5 0   4 2 2 
 
4.3.3 Reconstruction Performance: Dynamic Synchrophasors 
Power systems are exposed to various types of disturbances. It is very important to 
evaluate the performance of CS during several power system dynamic situations.  
In Table 4-3, CS reconstruction performance is presented for amplitude and frequency 
modulated oscillations modeled as (2.11). The modulation frequency ωm of (2.11) is 
varied from 0.1 to 5 Hz. The amplitude and phase angle modulation factors are assumed 
to be 10% according to [14]. It can be seen that TVE is 0.0013% for Case 1 and 0.005% 
for Case 2 when the modulation frequency is 0.1 Hz. Maximum TVE increases as the 
modulation frequency increases. For Case 1, the TVE is 0.2171% for modulation 
frequency 5 Hz. For Case 2, the TVE is 0.2933% for modulation frequency 5 Hz. From 
Table 4-3, it is evident that the CS reconstruction errors are well within the limit 
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(maximum TVE <3%) of standard C37.118.1-2011 [14]. In Figure 4.2, reconstruction 
performances for real and imaginary parts of synchrophasors are presented considering 5 
Hz modulation frequency (case 2 of Table 4-3). In Table 4-4, computational requirements 
are presented for modulation frequencies 0.1, 1, 2, 3, 4 and 5 Hz. The maximum number 
of pseudo inverse computation at each arrival of synchrophasor is 4 for modified SP and 
10 for SP in case 1. It is interesting to note that the maximum number of pseudo inverse 
computation is only 2 for case 2 in Table 4-4 for all the modulation frequencies. The 
computational burden for case 2 is lower because the frequency pattern remains same for 
the chosen window length and basis. 
 
Table 4-3: Reconstruction performance during magnitude and frequency modulated 
oscillations 
0.1,xk   0.1ak  , 1.0mX   
Modulation 
Frequency 
(Hz) 
Maximum TVE (%) 
Case-1 Case-2 
0.1 0.0013 0.0050 
0.5 0.0127 0.0270 
1.0 0.0263 0.0541 
2.0 0.0612 0.1098 
3.0 0.1116 0.1676 
5.0 0.2171 0.2933 
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Figure 4.2: Real and imaginary part of the synchrophasor with frequency and 
amplitude modulation (modulation frequency 5 Hz) – Case 2 
 
 
                 Table 4-4: Computational complexity corresponding to Table 4-3 
Modulation 
Frequency 
(Hz) 
 
Number of ‘pseudo-inverse’ computations per 
CS reconstruction 
Case-1 Case-2 
SP Modified SP Modified SP 
Max Max Max 
0.1 10 4 2 
1 10 4 2 
2 10 4 2 
3 10 4 2 
4 10 4 2 
5 10 4 2 
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In Table 4-5, CS reconstruction performance is presented for oscillating signal defined by 
coefficients kx=0.01 and ka=0.01. The modulation frequency is varied from 0.1 to 5 Hz in 
Table 4-5. The reconstruction errors of Table 4-5 are lower than the reconstruction errors 
of Table 4-3. In Table 4-6, signal reconstruction performance is presented for frequency 
modulated synchrophasors (kx = 0.0 in (2.11)). In this case, modulation frequency is 
varied from 0.1 to 5 Hz. The standard C37.118.1-2011 [14] specifies maximum 3% TVE 
limit for this Case. It can be seen that the maximum TVE is 0.0015% for Case 1 and 
0.0038% for Case 2 when the modulation frequency is 0.1 Hz. The maximum TVE is 
0.1447% for Case 1 and 0.2022% for Case 2 when modulation frequency is 5 Hz. From 
Table 4-6, it is evident that the CS reconstruction errors are within 3% the limit 
mentioned in [14]. 
 
Table 4-5: Performance during magnitude and frequency modulated oscillations 
0.01 0.01 1x a mk k X    
Modulation 
Frequency 
(Hz) 
Maximum TVE (%) 
Case-1 Case-2 
0.1 3.274e-4 5.364e-4 
0.5 0.0012 0.0027 
1.0 0.0026 0.0054 
2.0 0.0058 0.0108 
3.0 0.0105 0.0165 
4.0 0.0167 0.0224 
5.0 0.0201 0.0286 
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Table 4-6: Reconstruction performance during frequency modulated oscillations 
0.0,xk   0.1ak  , 1.0mX   
Modulation 
Frequency 
(Hz) 
Maximum TVE (%)  
Case-1 Case-2 
0.1 0.0015 0.0038 
0.5 0.0088 0.0190 
1.0 0.0181 0.0380 
2.0 0.0397 0.0764 
3.0 0.0696 0.1166 
5.0 0.1447 0.2022 
 
 
In Table 4-7, the computational performance is presented corresponding to Table 4-6. In 
Table 4-7, results are presented for the modulation frequencies 0.1, 5 Hz. The maximum 
number of pseudo inverse computation at each arrival of compressive sample is 2-4 for 
modified SP and 8-10 for SP in Case 1. In this case also the maximum number of pseudo 
inverse computation is only 2 for Case 2 in modified SP method. 
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Table 4-7: Computational complexity corresponding to Table 4-6 
Modulation 
frequency 
(Hz) 
 
Number of ‘pseudo-inverse’ computations per CS 
reconstruction 
Case-1 Case-2 
SP Modified SP Modified SP 
Max Max Max 
0.1 8 2 2 
5 10 4 2 
 
 
The effect of simulation duration on the reconstruction performance is presented in Table 
4-8 for the oscillating signals. In Table 4-8, The modulation frequency is fixed at 5 Hz 
and the simulation duration is varied from 0.5 s to 5 s. In Table 4-8, the TVE values 
remain almost constant for all the investigated durations. The results of Table 4-8 signify 
that the performance of CS remains consistent with the increasing simulation duration for 
oscillating signals. 
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Table 4-8: Effect of simulation duration on modulated oscillations 
0.1 0.1 1x a mk k X    
Modulation Frequency 5 Hz 
Simulation 
Duration      
(s) 
Maximum TVE (%) 
Case-1 Case-2 
0.5 0.2171 0.2933 
1 0.2171 0.2933 
2 0.2171 0.2933 
3 0.2171 0.2933 
4 0.2171 0.2933 
5 0.2171 0.2933 
 
Frequency ramp is an important parameter for power system security. So, it is required to 
evaluate the performance of CS when frequency ramp takes place. In Table 4-9, 
performance of CS reconstruction is presented for frequency ramp defined as (2.15). The 
simulation duration is 2 s in Table 4-9. The Rf value considered for this study is 1 Hz/s. In 
Table 4-9, the maximum TVE for case 1 is 0.3517% and for case 2 is 0.7672% when 
frequency ramp is ±1 Hz. The reconstruction errors of Table 4-9 are within 1% TVE limit 
of [14] when ramp rate is within ±1 Hz. In Figure 4.3, reconstruction performances of 
real and imaginary parts of synchrophasors are presented for 1 Hz/s ramp rate. In Table 
4-10, the computational performance is presented for frequency ramp rate of ±1 and ±1.5 
Hz. In this case also modified SP performs better than SP. The maximum number of 
pseudo inverse computation at each arrival of compressive sample is 4 for modified SP 
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and 10 for SP in case 1. In Table 4-10, maximum number of pseudo inverse computation 
is 2 for Case 2. 
 
Table 4-9: Performance during frequency ramp 
Ramp Rate 
(Hz/s) 
Maximum TVE (%) 
Case-1 Case-2 
+0.5 0.1724 0.3806 
-0.5 0.1724 0.3806 
+1 0.3517 0.7672 
-1 0.3517 0.7672 
+1.5 0.7511 1.1657 
-1.5 0.7511 1.1657 
 
 
  
Figure 4.3: Real and imaginary components of the synchrophasors reconstructed 
during frequency ramp of 1 Hz/s 
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Table 4-10: Computational complexity corresponding to Table 4-9 
Ramp rate 
(Hz/s) 
Number of ‘pseudo-inverse’ computations per CS 
reconstruction 
Case-1 Case-2 
SP Modified SP Modified SP 
Max Max Max 
+1.5 10 4 2 
+1 10 4 2 
-1 10 4 2 
-1.5 10 4 2 
 
 
The effect of simulation duration on the reconstruction performance is presented in Table 
4-11 for the frequency ramping. In Table 4-11, results are presented for the ramp rates ±1 
Hz/s and the simulation duration is varied from 0.5 s to 5 s. In Table 4-11, the TVE 
values increase with increasing durations. In Table 4-11, TVE values become greater than 
1% for Case 1 when simulation duration is 4 s or more. In Table 4-11, TVE values 
become greater than 1% for Case 2 when simulation duration is 3 s or more. 
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Table 4-11: Effect of simulation duration during frequency ramp 
Simulation 
duration            
(s) 
Maximum TVE (%) 
Case-1 Case-2 
Ramp rate 1 Hz/s 
0.5 0.0783 0.1902 
1.0 0.1644 0.3808 
2  0.3517 0.7672 
3 0.7605 1.1657 
4 1.3278 1.5818 
5 1.8749 2.0204 
Ramp rate -1 Hz/s 
0.5 0.0783 0.1902 
1.0 0.1644 0.3808 
2  0.3517 0.7672 
3 0.7605 1.1657 
4 1.3278 1.5818 
5 1.8749 2.0204 
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4.3.4 Performance during Step Change 
The mathematical model for step changes is given as (2.17). In (2.17), ksx is the amount 
of step change in synchrophasor magnitude and ksa is the amount of step change in 
synchrophasor angle. In Table 4-12, effects of different amounts of step changes (as per 
[14]) on CS reconstruction are presented. In Table 4-12, response times are presented for 
±10% step change in amplitude and ±10° step change phase angle.  The response times of 
Table 4-12 are within the limit mentioned in [14]. 
 
Table 4-12: Effect of different amount of step changes in CS reconstruction 
Step Changes Defined by (2.17) 
ksx          
(%) 
ksa 
(degree) 
Response Time (s) 
Case 1 Case 2 
10 0 0.015 0.01 
-10 0 0.015 0.01 
0 10 0.015 0.01 
0 -10 0.015 0.01 
 
Performance of CS during fault is presented in Figure 4.4. At first, a fault is simulated in 
the simulation software PSCAD. The fault is cleared in 0.05 s. Then, synchrophasors are 
computed over the simulated current waveforms. Computed synchrophasors are then 
used for CS reconstruction. In Figure 4.4, maximum TVE remains within 1% limit 
mentioned in the standard [14].  
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Figure 4.4: Reconstruction performance during system faults 
 
4.3.5 Missing Data 
Some of the synchrophasor data packets can be lost during WAMS communication. The 
standard C37.118.1-2011 neither discusses the issue of missing/bad data nor specifies any 
TVE limit for missing/bad data reconstruction. The effect of missing data on CS 
reconstruction is presented in Table 4-13, Table 4-14, Table 4-15 and Table 4-16.  
In Table 4-13, results are presented for frequency ramp rates ±1 Hz/s. In Table 4-13, the 
same situation of Table 4-9 is simulated with 1 sample missing. In Table 4-13, maximum 
TVE values are presented for various positions of missing sample. In Table 4-13, 
maximum TVE is 0.3316% when 23rd sample is missing and TVE is 0.3259% when 6th 
sample is missing and TVE is 0.3448% when 36th sample is missing. From Table 4-13, it 
is evident that CS reconstruction does not get affected by the position of the missing data 
during frequency ramp. The TVE values of Table 4-13 (with one sample missing) are 
similar to the TVE values of Table 4-9 (with no sample missing). 
In Table 4-14, results are presented for 0.01 Hz and 5 Hz oscillating signals. In Table 4-
14, results are presented considering 1 sample missing. In Table 4-14, maximum TVE 
values are presented for various positions of missing sample. The TVE values of Table 4-
14 (with one sample missing) are similar to the TVE values of Table 4-3 (with no sample 
missing). In Table 4-14, maximum TVE values remain almost same irrespective of the 
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position of the missing sample. From Table 4-14, it is evident that the CS reconstruction 
does not get affected by the position of the missing data during oscillations.  
In Table 4-15, results are presented to show the effect of number of missing 
synchrophasors on CS reconstruction for frequency ramp. Frequency ramp rates ±1 Hz/s 
have been considered in Table 4-15.  The numbers of missing synchrophasors within CS 
reconstruction windows are varied from 1 to 9. In Table 4-15, the TVE values remain 
within 1% for up to 6 missing synchrophasors. The TVE value becomes 4.2871% for 7 
missing synchrophasors and then the TVE values increase drastically for 7 and more 
missing synchrophasors. The drastic increment of TVE values in Table 4-15 is due to the 
fact that there are not enough synchrophasors for successful CS reconstructions.  
 
Table 4-13: Effect of missing synchrophasor position during frequency ramp 
Missing Synchrophasor Position Maximum TVE (%) 
Case-1 
Ramp rate =1 Hz/s 
23rd 0.3316 
6th 0.3259 
36th 0.3448 
Ramp rate =-1 Hz/s 
23rd 0.3316 
6th 0.3259 
36th 0.3448 
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Table 4-14: Effect of missing synchrophasor position during oscillations 
0.1 0.1 1x a mk k X    
Missing Synchrophasor Position Maximum TVE (%) 
Case-1 
Modulation frequency 5 Hz 
23rd 0.2183 
6th 0.2101 
36th 0.2101 
Modulation frequency 0.1 Hz 
23rd 0.0026 
6th 0.0027 
36th       0.0023 
 
In Table 4-16, results are presented to show the effect of number of missing 
synchrophasors for frequency oscillations. Modulation frequencies 0.1 and % Hz have 
been considered in Table 4-16.  The numbers of missing synchrophasors are varied from 
1 to 9. In Table 4-16, the TVE values remain within 1% for up to 8 missing 
synchrophasors and then the TVE values increase drastically for 9 missing 
synchrophasors. The drastic increment of TVE values in Table 4-16 is due to the fact that 
there are not enough synchrophasors for successful CS reconstructions.  
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Table 4-15: Effect of missing synchrophasor number during frequency ramp 
Number of Missing Synchrophasor 
within a Reconstruction Window 
Maximum TVE (%) 
Case-1 
Ramp rate =1 Hz/s 
1 0.4219 
2 0.4305 
3 0.4501 
4 0.5154 
5 0.5572 
6 0.9544 
7 4.2781 
8 >100 
9 >100 
Ramp rate =-1 Hz/s 
1 0.4219 
2 0.4305 
3 0.4501 
4 0.5154 
5 0.5572 
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6 0.9544 
7 4.2781 
8 >100 
9 >100 
 
Table 4-16: Effect of missing synchrophasor number during oscillations 
0.1 0.1 1x a mk k X    
Number of Missing Synchrophasor 
within a Reconstruction Window 
Maximum TVE (%) 
Case-1 
Modulation frequency 5 Hz 
1 0.2101 
2 0.1846 
3 0.3867 
4 0.1962 
5 0.2414 
6 0.8647 
7 1.4896 
8 17.938 
9 3342.7 
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Modulation frequency 0.1 Hz 
1 0.00270 
2 0.0027 
3 0.0028 
4 0.0038 
5 0.0031 
6 0.0036 
7 0.0103 
8 0.8843 
9 4384.2 
 
 
The results of Tables 4-13, 4-14, 4-15 and 4-16 signify that the missing synchrophasors 
do not have much impact on the CS reconstruction performance unless the number of 
missing synchrophasors is greater than some limit. The results of Tables 4-13, 4-14, 4-15 
and 4-16 also mean that missing synchrophasors can be reconstructed satisfactorily by 
CS. No extra algorithm is required to estimate the missing data. This is an important 
advantage of using CS theory. The maximum number of missing data tolerated by CS 
depends on the choice of m which is discussed in section 4.4.2 of this thesis. 
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4.3.6 Bad Data 
Synchrophasor estimation algorithms can produce wrong/bad synchrophasors. In the 
proposed CS algorithm, detected bad data can be considered as missing data during CS 
reconstruction. In this way bad data can also be reconstructed in CS. 
4.3.7 Multi-mode Oscillations 
In Figure 4.5, performance of CS is presented for a multi-mode damped oscillation signal 
[93]. Damped oscillation of Figure 4.5 consists of two frequencies and modeled as [93]: 
0.05 0.1cos(2 0.2 ) cos(2 0.3 )t te t e t                                                                      (4.1) 
Maximum TVE obtained in 5 s simulation is 0.0465% for Case 1 and 0.1167% for Case 
2. The standard C37.118.1-2011 [14] does not specify any TVE limit for exponentially 
damped multi-mode oscillations. 
 
 
Figure 4.5: Reconstructed data for damped oscillations 
 
108 
 
4.3.8 PMU Data with Noise 
Results presented in previous sections assume that the synchrophasors computed by 
PMUs are noise free. In real world, synchrophasors are often affected by random noises. 
These noises may originate due to errors in the synchrophasor estimations. In Table 4-17 
and 4-18, performance of CS is investigated for noisy synchrophasors. Noise is modeled 
using uniformly distributed random variable. Results for steady state conditions are 
presented in Table 4-17. In Table 4-17, maximum TVE is 0.7051% for original 
(computed in PMU) synchrophasor   and is 0.7736% for reconstructed synchrophasor. In 
this case, maximum TVE of reconstructed synchrophasor has not significantly increased 
from the original synchrophasor. Results corresponding to dynamic synchrophasors 
(amplitude and phase modulated) are presented in Table 4-18. From Table 4-18, it is 
evident that the maximum TVE of reconstructed phasor is not significantly different from 
the original noisy phasor. These results demonstrate that CS theory does not add 
significant noises to the PMU computed synchrophasors during reconstruction. 
Table 4-17: Effect of original steady state signal with noise 
Phasor Maximum TVE 
of PMU 
Synchrophasors 
Maximum TVE (%) for Case 1 
Maximum TVE of 
Reconstructed Noisy 
Synchrophasors 
Maximum TVE of 
Reconstructed Noiseless 
Synchrophasors 
1 0  0.7051 0.7736 8.8818e-014 
0.5 0
 
0.5602 0.6232 8.8818e-014 
1 45
 
0.5623 0.6979 8.8818e-014 
0.5 90
 
0.5645 0.7611 8.8818e-014 
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Table 4-18: Effect of original dynamic signal with noise 
0.1,xk   0.1ak  1.0mX   
Modulation 
Frequency 
(Hz) 
Maximum TVE 
(%) of PMU 
Synchrophasor 
Maximum TVE (%) over 5 sec for Case 1 
Maximum TVE 
of 
Reconstructed 
Noisy 
Synchrophasor 
Maximum TVE of 
Reconstructed Noiseless 
Signal 
0.1 0.6380 0.8144 0.0013 
0.5 0.3108 0.4871 0.0127 
1         0.3082 0.4010 0.019 
2 0.7514 1.0199 0.0612 
3 0.3127 0.5037 0.1116 
4 0.3095 0.5980 0.1791 
5 0.7486 0.9419 0.2171 
 
4.3.9 Magnitude and Angle Representation of Synchrophasors 
All previous results are obtained considering real and imaginary representation of 
synchrophasors. Performance of CS is studied here using amplitude and angle 
representations of synchrophasors.  
In Table 4-19, maximum TVE values are presented for oscillating signals. The 
modulation frequencies are varied from 0.1 to 5 Hz in Table 4-19. It can be seen that the 
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maximum TVE values almost remain same for both the representations of 
synchrophasors for oscillating signals. 
In Table 4-20, maximum TVE values are presented for frequency ramp signals. The ramp 
rates ±1 Hz/s and ±0.5 Hz/s are considered in Table 4-20. From Table 4-20 it is evident 
that the maximum TVE values are comparatively lower for magnitude and angle 
representations of synchrophasors during frequency ramp.  
 
Table 4-19: Comparison of synchrophasor representations during oscillations 
0.1,xk   0.1ak  1.0mX   
Modulation 
Frequency 
(Hz) 
Maximum TVE (%) for Case-1 
Amplitude and Angle 
Representation 
Real and Imaginary 
Representation  
0.1 0.0013 0.0013 
0.5 0.0127 0.0127 
1 0.0264 0.0263 
2 0.0618 0.0612 
3 0.1137 0.1116 
4 0.1814 0.1719 
5 0.2148 0.2171 
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Table 4-20: Comparison of synchrophasor representations during frequency ramp 
Simulation Duration 2 s 
Ramp Rate 
(Hz/s) 
Maximum TVE (%)  
Amplitude and Angle 
Representation 
Real and Imaginary 
Representation  
Case 1 
1.0 0.0637 0.3517 
0.5 0.0463 0.1724 
-0.5 0.0463 0.1724 
-1.0 0.0637 0.3517 
Case 2 
1.0 0.1539 0.7672 
0.5 0.1083 0.3806 
-0.5 0.1083 0.3806 
-1.0 0.1539 0.7672 
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4.4 Design Issues 
4.4.1 CS Sampling in PMU 
Performance of CS reconstruction depends on the randomness of CS sampling. Random 
projection helps to retain signal information even at sub-Nyquist rate. PMU sampling 
algorithm should be designed to achieve higher reconstruction accuracies for various 
synchrophasors of C37.118.1-2011. In Table 4-21, effect of random sampling on 
synchrophasor reconstruction error (TVE) is presented. Matlab function ‘runstest’ is used 
to measure randomness of PMU sampling sequence. Function ‘runstest’ evaluates the 
hypothesis that the ‘sequence is random’. ‘Runstest’ returns the probability (p) of 
hypothesis ‘sequence is random’ being true. Lower value of probability doubts the 
validity of hypothesis ‘sequence is random’. Four different random sequences are 
considered in Table 4-21 for synchrophasor oscillations of 5 Hz. From Table 4-21, it is 
evident that the TVE errors decrease with increasing sampling randomness. 
 
 
Table 4-21: Effect of random sampling on TVE 
0.1,xk   0.1ak  1.0mX   
Probability (p) of Hypothesis 
‘Sequence is Random’ being True  
TVE (%)                        
Case-1 
0.9 0.1978 
0.8 0.2010 
0.7 0.2252 
0.6 0.4378 
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4.4.2 Data Window (N) and Sketch Length (m)  
The computational requirement of CS reconstruction decreases as N decreases (the size of 
pseudo-inverse matrix reduces); but the reconstruction error increases. In this study, 
maximum TVE errors of Case 2 are always greater than Case 1. So, the choice of N is 
basically a design issue which can vary from case to case.  
The value of m should be larger than the minimum value required by CS theory. It should 
also take into account the maximum possible numbers of missing synchrophasors during 
WAMS communication. Following equation can be used for choosing m. The value of l 
and FS should be chosen considering the type of communication network and the 
reconstruction algorithms.  
_m Minimum length l FS    
where,  
l= maximum possible missing data for a data window N 
FS= factor of safety 
4.4.3 Sparsity (s) 
Sparsity is an input parameter for CS algorithm. If actual sparsity of a signal is known 
priori, it can be used as an input during reconstruction. However, for many real world 
signals, only the maximum value of sparsity (maximum number of simultaneous 
frequency components) is known, rather than the actual sparsity.  In this case, the 
maximum value of sparsity s is used as design input for CS. In CS literature, ‘maximum 
sparsity’ is often mentioned as ‘sparsity’.   
In section 4.2, it is shown that synchrophasor measurements are sparse in nature. So, 
while designing CS for synchrophasor communication, the input value of sparsity (s) 
should be chosen considering maximum expected value of sparsity (s) in synchrophasor 
data. CS reconstruction error increases if actual sparsity of a signal is more than the 
chosen/design value of sparsity (s). The error limits of C37.118.1-2011 should be 
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satisfied with the chosen value of s. In this chapter, all previous results are computed 
considering maximum sparsity (s) equal to 4. In Tables 4-22 and 4-23, the effects of input 
sparsity values on the TVE are presented for oscillating and frequency ramp signals. In 
Table 4-22 results are presented for oscillating signals with input sparsity values 3 and 4. 
In Table 4-22, maximum TVE values are comparatively larger for input sparsity value 3 
than sparsity value 4. Similarly, in Table 4-23 results are presented for frequency ramp 
signals with input sparsity values 3 and 4. In Table 4-23 also maximum TVE values are 
comparatively larger for input sparsity value 3 than sparsity value 4. The results of Table 
4-22 and 4-23 imply that the actual sparsity values of investigated synchrophasor signals 
are greater than 3. 
Table 4-22: Effect of sparsity on oscillating signals 
Modulation 
Frequency 
(Hz) 
Maximum TVE (%) for Case-1 
s = 3 s = 4  
0.1,xk   0.1ak  1.0mX   
0.1 0.0038 0.0013 
0.5 0.0203 0.0127 
1 0.0414 0.019 
2 0.0884 0.0612 
3 0.1448 0.1116 
4 0.1803 0.1791 
5 0.3440 0.2171 
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Table 4-23: Effect of sparsity on frequency ramp signals 
Ramp  Rate 
(Hz/s) 
Maximum TVE (%) computed over 2 s 
s = 3 s = 4  
Case 1 
1 0.6174 0.3517 
0.5 0.2912 0.1724 
-0.5 0.2912 0.1724 
-1 0.6174 0.3517 
 
4.4.4 Bandwidth Savings 
One of the purposes of CS is to reduce bandwidth requirement for synchrophasor 
communication. In this study, amount of bandwidth saving is expressed by N/m ratio. For 
non-sparse signals, TVE errors change with different values of m. Bandwidth savings 
should be designed in such a way that the TVE errors remain within the specified limits 
of [14] for all types of system conditions. In Table 4-24, the relations of bandwidth 
saving with maximum TVE values are presented for oscillating signals (kx=0.1, ka=0.1, 
modulation frequency is 10 Hz) considering window lengths N=48 and 52.  The value of 
m is varied for each N to get different amounts of bandwidth savings. In Table 4-24, for 
window length N=48, TVE values remain almost same for the bandwidth savings 
between 3.0 to 3.69 times. Maximum TVE value increases drastically to 5.3199% as 
bandwidth saving reaches 4.00. In Table 4-24, results are also presented for window 
length N=52. In this case, maximum TVE remains within 1% for bandwidth savings up 
to 5.77. Maximum TVE increases drastically to 66.589% as bandwidth saving reaches 
6.5.   
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The results of Table 4-24 signify that the amount of bandwidth saving is a design issue in 
CS and it depends on the value of N. Higher bandwidth savings may be achieved if the 
window length in increased. But, response time increases with increasing window length. 
 
Table 4-24: Relation of bandwidth savings with TVE for oscillating synchrophasors  
Bandwidth 
Savings 
N=48 N=52 
TVE (%) Response 
(in Fundamental 
Cycle) 
TVE (%) Response  
(in Fundamental Cycle) 
3.00 0.4854 1 - - 
3.20 0.4813 1 - - 
3.43 0.4797 1 - - 
3.69 0.5590 1 - - 
4.00 5.3199 1 0.7298 1.083 
4.33 - - 0.7228 1.083 
4.72 - - 0.7687 1.083 
5.20 - - 0.5759 1.083 
5.77 - - 0.8081 1.083 
6.50 - - 66.589 1.083 
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4.4.5 Program Runtime 
In this work, Matlab software, running on a computer with ‘Windows 7’ operating 
system, Intel Core i7 CPU and 4 GB RAM, has been used for all simulations. The 
maximum run time is less than 0.001 second for CS reconstructions. ‘Windows 7’ is a 
non-real time operating system. It is expected that the program run time may be reduced 
further by optimizing coding on a real time operating system.  
High performance computers are usually used in PDCs. Several performance enhancing 
techniques such as separate process, dedicated processor, parallel computing, etc can be 
used to reduce the computational latency of PDCs. Recently, cloud computing platforms 
with massive computational abilities have been proposed for future smart grid 
computations. The computational latency of the proposed CS algorithm can be 
considered very small in future perspective. 
 
4.5 Comparison with Other Methods 
In this section, the performance of CS is compared with signal interpolation and 
compression techniques. 
4.5.1 Comparison with Interpolation Technique 
Currently, commercial PMUs mostly use synchrophasor reporting rates up to 60 frames/s. 
Many existing WAMS applications use synchrophasors of reporting rates 10-30 frames/s. 
To get synchrophasors at 10-30 frames/s rate in the receiving end, sending end should 
have reporting rates 3-10 frames/s to get 3 times bandwidth savings (approximate). 
Interpolation algorithms perform very poorly as maximum oscillation frequency is 5 Hz 
whereas sending end reporting rate is 3-10 frames/s (violation of Nyquist criterion). So, 
interpolation techniques cannot be used in practical PDCs having receiving end reporting 
rates 10-30 samples/s.  
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PMUs should have 10-20 frames/s reporting rate to get reporting rate 30-60 frames/s at 
receiving end. Performance of CS has been compared with ‘Fourier’, ‘cubic’, and ‘spline’ 
interpolation techniques. Results of comparisons have been presented in Table 4-25. In 
this case, synchrophasors are sent at 10 frames/s rate and reconstructed at 30 frames/s 
rate. In Table 4-25, results are presented for oscillating synchrophasors (2.11). The 
traditional cubic, spline, Fourier interpolations have been compared with CS methods for 
noisy synchrophasor data.  Matlab functions ‘interp1’ and ‘interpft’ have been used to do 
interpolation. From Table 4-25, it is evident that the spline, cubic and Fourier 
interpolation perform poorly with respect to CS method when modulation frequency 
approaches Nyquist frequency. Fourier interpolation performs better than spline or cubic 
interpolation. Missing of data packets is very common in practical synchrophasor 
communication. Performance of interpolation techniques further deteriorates if the data 
window contains missing data. On the contrary, CS can successfully reconstruct in 
presence of multiple missing data if designed accordingly. As a result, it can be 
concluded that the CS is a better candidate than the interpolation techniques for 
commercial PDCs. 
 
Table 4-25: Performance comparison on dynamic signal 
0.1,xk   0.1ak  1.0mX   
Modulation 
Frequency 
(Hz) 
Maximum TVE 
of Original 
Synchrophasor 
Maximum TVE (%) Over 1 s for Case 1 
Spline Cubic Fourier 
Interpolation 
CS 
4 0.75 9.01 8.86 1.95 1.01 
5 0.75 24.02 11.67 6.70 1.01 
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4.5.2 Sub-Nyquist Rate Reconstruction 
IEEE standard C37.118.1-2011 [14] specifies performance criteria only for reporting 
rates 10 frames/s and above during system dynamics. Nyquist criterion gets violated for 
reporting rates below 10 frames/s when maximum synchrophasor oscillation frequency is 
5 Hz. Aliasing happens when oscillating synchrophasors (2.11), with 5 Hz amplitude and 
frequency modulation, is reported at the 8 frames/s rate. In Figure 4.6, this aliased signal 
has been used to reconstruct the original signal at the 24 frames/s reporting rate. In Figure 
4.6, the reconstructed and the original signal (reported at 24 frames/s) are presented. The 
maximum TVE noticed in this simulation is 0.32%. In Figure 4.6, it is evident that the CS 
has been able to accurately reconstruct the synchrophasor dynamics from the aliased 
signal. More results on CS reconstructions from aliased signals are presented in Table 4-
26.  In Table 4-26, TVE values are presented for various modulation frequencies and 
various amplitude and frequency modulating factors. The TVE values of Table 4-26 are 
lesser than 0.5%.  
In Table 4-26 and Figure 4.6, synchrophasors do not contain any noise. The effect of 
measurement noise is presented in Table 4-26 In Table 4-26, a noisy synchrophasor 
waveform (2.11), with 5 Hz amplitude and frequency modulation, is reconstructed at 24 
frames/s rate from 8 frames/s rate. In Table 4-27, the synchrophasors are computed by the 
PMU containing random noises. These noises may originate due to the errors in the 
synchrophasor estimations. In Table 4-27, the maximum TVE is 0.9182% for the 
reconstructed synchrophasor while the maximum TVE of PMU data is 0.7664% for the 5 
Hz modulation frequency. Similarly, the maximum TVE of the reconstructed 
synchrophasor is 1.0903% while the maximum TVE of PMU data is 0.9925% for the 4 
Hz modulation frequency. The results of Table 4-27 indicate that the CS performs 
satisfactorily even if the reported synchrophasors are affected by noise. 
 
 
 
120 
 
 
 
Figure 4.6: Reconstruction of the synchrophasor reported at 8 frames/s rate 
 
 
Table 4-26: Noiseless synchrophasor reported at sub-Nyquist rate 
Modulation 
Frequency (Hz) 
Maximum TVE (%) of 
Reconstructed Synchrophasors 
(over 5 sec) 
0.01 0.01 1x a mk k X    
0.5 0.0035 
1 0.0036 
2 0.0034 
3 0.0025 
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4 0.0032 
5 0.0032 
0.1 0.1 1x a mk k X    
0.5 0.3483 
1 0.3558 
2 0.3374 
3 0.2759 
4 0.3443 
5 0.3159 
 
Table 4-27: Noisy synchrophasors reported at sub-Nyquist rate 
0.1,xk   0.1ak  1.0mX   
Modulation 
Frequency (Hz) 
Maximum TVE (%) 
of Original PMU 
Synchrophasors 
Maximum TVE (%) 
of Reconstructed 
Synchrophasors 
0.5 1.1149             1.1352 
1 1.0989 1.1252 
2 0.7637 0.9520 
4 0.9925 1.0903 
5 0.7664 0.9182 
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In Figure 4.7, reconstruction performance is presented for steady state synchrophasors. In 
Figure 4.7, steady state synchrophasors are reported at 8 frames/s rate and reconstructed 
at 24 frames/s. The maximum TVE values are 0% in Figure 4.7.  
 
 
Figure 4.7: Reconstruction of steady state synchrophasor 
 
 
In Figure 4.8, the CS reconstruction performance is presented for the synchrophasors 
with exponentially decaying amplitude. In Figure 4.8, synchrophasors are reported at 8 
frames/s rate and reconstructed at 24 frames/s rate. Two time constants are considered in 
Figure 4.8. In Figure 4.8, the CS reconstructions are satisfactory for both the time 
constants. 
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Figure 4.8: Synchrophasors with exponentially decaying amplitude 
 
During faults, the power system parameters often go through step changes. In Figure 4.9, 
CS reconstruction performance is presented for a large amount of step change in the 
current magnitude (ksx=20, ksa=0 in (2.17)). From Figure 4.9, it is evident that the CS is 
able to settle at the new post-fault synchrophasor value after the large step change. The 
response time depends on the design of the CS. 
 
 
Figure 4.9: sub-Nyquist rate reconstruction during large step changes 
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4.5.3 Comparison with Compression Techniques 
Compression is a way of representing already recorded data with fewer bits. Compression 
techniques can be categorized into two different types. In first type, encoder (sending 
end) waits for a block of data to be generated. Once the block is generated, encoder 
encodes the whole block at once and sends it through communication channel. Decoder 
decompresses the received data at receiving end. Issues with this type are:  
 In block coding, loss of any single communication packet leads to loss of multiple 
phasor data as synchrophasors are compressed in blocks. UDP/IP protocol does 
not support resending of missing synchrophasor data packets. TCP/IP can resend 
missed packets but lost packets actually delay the communication of consecutive 
packets. WAMS is a time critical application. Missed/delayed synchrophasors 
affects the controllability of WAMS.  
 Compression techniques cannot reconstruct synchrophasors from sub-Nyquist rate 
(aliased). Compression schemes can't reduce the number of samples required to 
be recorded. 
 In block coding, encoder waits for the whole block of data to be generated before 
encoding the block. This introduces a waiting time delay (depending on block 
length) in communication. Control of any time-delayed system is difficult with 
increasing delay time [126]. In [14] it is mentioned that “The latency in 
measurement reporting is a critical factor for measurements used in real time 
applications, particularly controls”. As a result, block compression is not suitable 
for synchrophasor communication. Block coding is mainly used for non time-
critical applications, like, image/video/audio transmission, data storage. The 
proposed CS algorithm does not introduce any delay in the communication as 
there is no sending end computation. At the receiving end, no waiting time 
(except computational time) is required in the proposed scheme as reconstruction 
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is performed every time new synchrophasor arrives at the receiver. So, there is no 
delay similar to block coding in the proposed version of CS theory. 
 In second type of algorithms, encoder compresses data as generated (on-the-fly). This is 
called adaptive method. Adaptive Huffman and arithmetic coding belong to this category. 
In general, compression ratio achieved in on-the-fly adaptive compression method is 
comparatively lower. Communication overheads are significant during synchrophasor 
transmission. Payload for communication could be 40 bytes to send a single 
synchrophasor of 4 bytes [127]. So, in this case, compression does not give much overall 
reduction of the communication packet size due to overheads. From above discussion, it 
can be said that the ‘on-the-fly’ coding may not be effective in reducing the bandwidth 
requirements of synchrophasor communication due to overheads. ‘On-the-fly’ coding 
also cannot reconstruct synchrophasors from the sub-Nyquist rate. 
4.6 Conclusion 
In this chapter, performance of CS is analyzed for synchrophasor data. Both steady state 
and dynamic scenarios of power systems are considered. CS performs satisfactorily in all 
the investigated cases. Results demonstrate that CS can be effective in reducing the 
bandwidth requirement of communication network transmitting synchrophasor data. 
Missing and bad data often pose challenges to the WAMS applications. It is shown that 
missing or bad data can be estimated without using additional algorithms in CS. It is 
demonstrated that CS performs satisfactorily in presence of noise. In this chapter, 
performance of CS is compared with the existing interpolation and compression 
techniques. It is concluded that CS has multiple benefits over interpolation and 
compression methods in the context of WAMS communications. It is also shown that 
power system dynamics can be captured with sub-Nyquist rate synchrophasors using CS. 
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Chapter 5  
 
 
 
5 Detecting Synchrophasors Computed Over 
Fault/ Switching Transients 
 
In this chapter, a robust algorithm has been proposed to detect synchrophasors computed 
over switching/fault transients. In section 5.1, definition of fault/switching transient 
synchrophasor is presented. In section 5.2, the proposed algorithm is presented. Section 
5.3 presents the results to demonstrate the effectiveness of the proposed algorithm. 
Section 5.4 presents the results of comparison with the existing method. In section 5.5, 
possible applications of the proposed algorithm are presented. In section 5.6, design 
issues are discussed. 
5.1 Fault/Switching Transient Synchrophasor 
Faults are very common in power system transmission lines. Faults usually trigger 
tripping of transmission lines. In addition, power system operators often plan switching 
of transmission lines. Faults and switching operations often cause discontinuity in the 
current/voltage waveform. The discontinuity ‘is virtually a step change during’ [128] 
fault/switching operations. So, the discontinuities in the current/voltage waveforms are 
modeled by step changes of magnitudes and phase angles. As per the standard [14], in 
time domain, step changes can be defined as (2.17).        
In PMU, once synchrophasor estimation is completed, the window of the estimation filter 
is shifted to make the next estimation. In many situations, step changes can happen within 
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a synchrophasor estimation window. As a result, some synchrophasors are computed over 
windows consisting of pre and post disturbance (faults/switching) samples. A 
fault/switching transient synchrophasor is computed over a window of pre and post 
fault/switching samples. As example, the (k+1)
th
 window W(k+1) of Figure 5.1 contains 
3.5 fundamental cycles of pre-fault and 0.5 fundamental cycle of post-fault voltage 
samples. The synchrophasor computed over window W(k+1) is an example of 
fault/switching transient synchrophasor.  
 
 
Figure 5.1: Windows for synchrophasor computations 
 
The fault/switching transient synchrophasors are generated when power systems make 
sudden transitions from one operating point to other. The magnitudes and phase angles of 
fault/switching transient synchrophasors usually remain around or in-between the 
operating points. As a result, it is not easy to detect these transient synchrophasors by 
looking at the synchrophasor values.  
Suppose, synchrophasors X(k+1) and X(k) are computed over windows W(k+1) and W(k) 
respectively. RCF filter [52] is used to compute X(k+1) and X(k). The computed 
synchrophasors are: 
 
1
( ) 89.998
2
1.0045
( 1)  90.1340
2
X k
X k
  
   
                                                                                (5.1)         
128 
 
In (5.1), steady state synchrophasor X(k) and fault/switching transient synchrophasor 
X(k+1) have almost same values. This shows that the detection of fault/switching 
transient synchrophasor is difficult from the synchrophasor values.  
5.2 Proposed Algorithm 
The proposed algorithm runs in PMUs. Block diagram of a PMU with the proposed 
algorithm is shown in Figure 5.2. Suppose, a processor calculates synchrophasor X using 
samples of an estimation window W. The proposed algorithm is applied on the window W 
to detect if X is a fault/switching transient synchrophasor. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5.2: Block diagram of a PMU with the proposed algorithm 
 
Suppose, a synchrophasor estimation window W consists of N=2m+1 samples. The 
center of the computational window is considered as time reference for the estimation. As 
a result, samples of the estimation window W are indexed as –m, -m+1, …, 0, …, m-1, 
Anti-aliasing 
Filters 
Communication 
Module     To PDC 
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m. An example of synchrophasor estimation window W is presented in Figure 5.3 where 
N=145 and sampling frequency is 1440 samples/s. 
 
 
Figure 5.3: Example of a synchrophasor estimation window 
 
 
Now, summation terms S1L, S2L, S1R, S2R can be defined as:  
1 1
1 2 2
1
1
1 3 3
1 1
( ) ; ( ) ; ( ) ;
( ) ; ( ) ; ( ) ;
m n n
L L R
i m i n i
pm
R L R
i m n i p i
S x i S x i S x i
S x i S x i S x i
  
  

    
  
  
  
  
                  (5.2) 
 
where, 
|x(i)|= absolute value of i
th
 sample x(i) in W 
n= Number of samples in 1 fundamental cycle 
 
 In (5.2), S1L, S2L, S1R, S2R are summations of absolute values of samples spanning 1 
fundamental cycle. S3L is the summation of   p number of samples on the left of the 
window W. S3R is the summation of p samples on the right of the window W. In (5.2), p 
can be chosen such that 
- p is multiple of n 
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- time spans of S1L and S3L overlap with each other  
- time spans of S1R and S3R overlap with each other 
 
Examples of time spans over which S1L, S2L, S3L, S1R, S2R, S3R are computed are shown in 
Figure 5.4. In Figure 5.4, N=145, n=24, p=72 and sampling frequency is 1440 samples/s. 
 
 
Figure 5.4: Example of a synchrophasor estimation window W with time spans over 
which S1L, S2L, S3L, S1R, S2R, S3R are computed 
 
 
Power system voltage/current waveforms are sinusoids in nature. The coefficients S1L, 
S2L, S3L, S1R, S2R, S3R are formulated to capture the behavior (in terms of sample 
summations) of sinusoid at different locations within the synchrophasor estimation 
window W. During steady state, the parameters of sinusoids remain constant within the 
window W. As a result, the summation of samples over one fundamental cycle will be 
constant throughout the window W. So, during steady state: 
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1 2 1 2
3 3
L L R R
L R
S S S S
S S
  

                                                   (5.3) 
 
 
 
The mismatch coefficients DS1, DS3, DS2L-1R, DS1L-2R are defined as: 
 
1 1 2 1
1 2 1
1 1 2 1
3 3 1 2
3 1 2
3 3 1 2
100% ; 100% ;
100% ; 100% ;
L R L R
L R
L R L R
L R L R
L R
L R L R
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DS DS
S S S S
S S S S
DS DS
S S S S


 
   
 
 
   
 
                        (5.4) 
 
 
 
The mismatch coefficients DS1, DS3, DL2L-1R, DS1L-2R measure the differences of S1L, S2L, 
S3L, S1R, S2R, S3R within the window W. Using (5.3), it can be written that during steady 
state: 
 
1 3 2 1 1 20; 0; 0; 0L R L RDS DS DS DS                                            (5.5) 
  
 
Magnitudes of currents usually increase and bus voltages around the faulted line mostly 
decrease after fault starts. S1L, S2L, S3L, S1R, S2R, S3R do not satisfy the equality conditions 
of (5.3) when voltage/currents go through step. The summations of voltage/current 
samples over one fundamental cycle vary in different sections of a fault/switching 
transient synchrophasor estimation window W. As a result, some of the coefficients DS1, 
DS3, DL2L-1R, DS1L-2R become non-zero depending on the amount of step changes. So, for 
a fault/switching transient synchrophasor: 
 
1 3 2 1 1 20 0 0 0L R L RDS or DS or DS or DS                                                           (5.6) 
 
 
Power system voltage/current waveforms are mostly in pseudo-steady state. The 
parameters of voltage/current waveforms slowly change with time. As a result, the 
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conditions of (5.6) may hold true during pseudo-steady state. Oscillations are very 
common in power systems. Signal behavior (S1L, S2L, S3L, S1R, S2R, S3R) changes within the 
estimation window during oscillations. So, conditions of (5.6) may also hold true during 
oscillations. However, the change in signal behavior is much more significant during 
faults/switching than during pseudo-steady state or oscillations. The magnitudes of DS1, 
DS3, DL2L-1R, DS1L-2R will be much higher for a fault/switching transient window than a 
window consisting of pseudo-steady or oscillating samples. Fault/switching transient 
synchrophasors can be differentiated from pseudo-steady and oscillating synchrophasors 
by using a threshold c for the DS1, DS3, DL2L-1R, DS1L-2R. So, for a fault/switching 
transient synchrophasor: 
 
1 3 2 1 1 2L R L RDS c or DS c or DS c or DS c                                                    (5.7)               
 
 
If any of the coefficients DS1, DS3, DL2L-1R, DS1L-2R of an estimation window W becomes 
greater than c, then the corresponding synchrophasor is detected as fault/switching 
transient synchrophasor. 
Line currents and bus voltages become small or zero when transmission lines or buses are 
not in operation. In this situation, all samples in an estimation window can have 
smaller/zero magnitudes. Some of the coefficients DS1, DS3, DL2L-1R, DS1L-2R can become 
greater than threshold c when estimation windows have mostly noisy samples 
(smaller/zero magnitudes). As a result, a synchrophasor can be wrongly detected as 
fault/switching transient synchrophasor. To avoid this wrong detection, the definitions of 
mismatch coefficients DS1, DS3, DS2L-1R, DS1L-2R are modified as: 
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            (5.8)                 
 
Where, c1, c2 are constants. In (5.8), thresholds c1, c2 are used to avoid computing DS1, 
DS3, DL2L-1R, DS1L-2R when line current and bus voltage samples are smaller or zero in an 
estimation window.  
A PMU computes voltage and current synchrophasors for three phases. PMUs usually 
use the same time window to compute voltage and current synchrophasors. If a current 
synchrophasor of a particular phase is detected as a fault/switching transient 
synchrophasor, the corresponding voltage synchrophasor is also a fault/switching 
transient synchrophasor. So, it is enough to check the fault/switching transient nature of 
either voltage or current synchrophasor of a particular phase at a particular time. Power 
system faults lead to larger changes (in p.u) in currents than in voltages. In addition, 
decaying DC mainly appears in the fault currents. The effect of decaying DC also figures 
in the coefficients DS1, DS3, DL2L-1R, DS1L-2R. So, it is enough to apply the proposed 
algorithm on the current samples only. Based on the above discussions, following 
algorithm is proposed. Suppose, a variable FT is used to flag the fault/switching 
synchrophasor. So, set 
 
 
FT= 1 or ‘Yes’, if the synchrophasor is a fault/switching transient synchrophasor 
FT=0 or ‘No’, if the synchrophasor is not a fault/switching synchrophasor 
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Algorithm:  
Step 1: Set variable FT=0; 
Step 2: Compute S1L, S2L, S3L, S1R, S2R, S3R using samples of window W using (5.2) 
Step 3: Compute DS1, DS3, DL2L-1R, DS1L-2R  using (5.8) 
Step 4: Check the validity of (5.7). If condition (5.7) is true set FT=1 
5.3 Performance Evaluation 
The performance of the proposed algorithm is evaluated in this section. The sampling rate 
is 1440 samples/s for synchrophasor estimation. The synchrophasor reporting rate is 30 
frames/s. The synchrophasor estimation window is 14.875 fundamental cycles long as 
suggested in the Table C.1 of [14]. The nominal system frequency is 60 Hz. Following 
parameters have been used in the simulations: 
 
N=357; m=178; n=24; p=168; c=15%                                                                        (5.9) 
 
So, using (5.2) and (5.9) 
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  
  
  
                        (5.10) 
 
5.3.1 Steady State Scenario 
Steady state voltage/current waveforms are defined in the standard [14]. In Figure 5.5, 
synchrophasor estimation window W consisting of 3-phase steady state currents of 
nominal frequency is presented. The proposed algorithm is applied individually on the 
three phase currents of the estimation window W of Figure 5.5. The results are presented 
in Table 5-1. The current samples of estimation window W do not include noise. 
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However, voltage and current samples often include measurement noises. The effect of 
noise on the performance of the proposed algorithm is also presented in Table 5-1. Noises 
are added to the current waveforms of Figure 5.5 to achieve 30, 40 dB SNR (signal to 
noise ratio) in Table 5-1. In Table 5-1, the coefficients DS1, DS3, DL2L-1R, DS1L-2R are 0 
for noiseless waveforms and are greater than 0 for SNR values 30, 40 dB. However, the 
coefficients DS1, DS3, DL2L-1R, DS1L-2R remain lesser than c=15% for all cases in Table 5-
1. So, FT is set to 0 or ‘No’ for all the synchrophasors in Table 5-1. This implies that the 
synchrophasors of Table 5-1 are not fault/switching transient synchrophasors. The 
proposed algorithm performs accurately for all the investigated windows of Table 5-1. 
 
 
 
Figure 5.5: A synchrophasor estimation window with 3 phase steady state current 
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Table 5-1: Steady state current of nominal frequency 
Current SNR 
(db) 
Magnitudes of Mismatch 
Coefficients 
 
Flag 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
Phase A Noiseless 0 0 0 0 No 
 Phase B Noiseless 0 0 0 0 No 
Phase C Noiseless 0 0 0 0 No 
Phase A 40 0.12  0.04   0.05   0.07 No 
Phase B 40 0.23  0.02   0.15   0.08 No 
Phase C 40 0.03   0.02    0.06   0.05 No 
Phase A 30 0.23 0.07    0.09    0.03 No 
Phase B 30 0.23 0.09    0.34    0.08 No 
Phase C 30 0.35  0.22    0.53    0.03 No 
 
Power systems often operate at off-nominal frequencies. In Table 5-2, performance of the 
proposed algorithm is presented for steady state currents of off-nominal frequencies 55 
and 65 Hz. The number of samples in one fundamental cycle changes at off-nominal 
frequencies. However, n=24 has also been used for off-nominal frequencies in Table 5-2. 
This yields comparatively larger (pessimistic) values of DS1, DS3, DL2L-1R, DS1L-2R. 
Noises are also considered in Table 5-2. In Table 5-2, maximum value of mismatch 
coefficients is 5.36% for 55 Hz when SNR is 30 db. All coefficients DS1, DS3, DL2L-1R, 
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DS1L-2R remain less than c=15% in Table 5-2. So, FT is set to 0 or ‘No’ for all the current 
synchrophasors in Table 5-2. The proposed algorithm performs accurately for all the 
investigated windows of Table 5-2.  
 
Table 5-2: Steady state current of off-nominal frequency 
 
Frequency 
     (Hz) 
 
SNR 
(db) 
Magnitudes of Mismatch 
Coefficients 
Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
55 40 2.49 0.29 0.87 4.99 No 
55 30 2.92 0.46 0.86 5.36 No 
65 40 0.41 0.13 0.29 1.16 No 
65 30 0.97 0.41 0.72 1.57 No 
 
 
In Table 5-3, the proposed algorithm is applied on the synchrophasor estimation windows 
consisting of various harmonics.  In Table 5-3, 2
nd
, 3
rd
, 5
th
, 8
th
, 9
th
, 11
th
, 23
rd
, 35
th
 and 50
th
 
harmonics have been considered. The THD (total harmonic distortion) is 10% for the 
investigated harmonics. In Table 5-3, coefficients DS1, DS3, DL2L-1R, DS1L-2R are 0 for all 
the harmonics. So, FT is set to 0 or ‘No’ for all the harmonics in Table 5-3. This implies 
that the synchrophasors of Table 5-3 are not fault/switching transient synchrophasors. 
The proposed algorithm performs accurately for all harmonics in Table 5-3.  
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Table 5-3: Presence of harmonics 
 
Harmonics 
 
THD 
(%) 
 
Magnitudes of Mismatch 
Coefficients 
Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
2 10 0 0 0 0 No 
3 10 0 0 0 0 No 
5 10 0 0 0 0 No 
8 10 0 0 0 0 No 
9 10 0 0 0 0 No 
11 10 0 0 0 0 No 
23 10 0 0 0 0 No 
35 10 0 0 0 0 No 
50 10 0 0 0 0 No 
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5.3.2 Small Signal Oscillations 
Power systems go through various types of dynamic scenarios. It is very important to 
evaluate the performance of the proposed algorithm during dynamic situations. Small 
signal oscillations are very common in power systems. As mentioned in (2.11) of chapter 
2, small signal oscillations can be represented as amplitude and frequency modulated 
waveforms. In Figure 5.6, synchrophasor estimation window consisting of frequency and 
amplitude modulated current samples is presented. In Table 5-4, performance of the 
proposed algorithm is investigated for various amplitude and frequency modulated 
waveforms. In Table 5-4, results are presented for various modulation frequencies ωm. 
The synchrophasor estimation windows of Table 5-4 contain both noisy and noiseless 
samples. In Table 5-4, modulation frequency is varied from 0.1 to 5 Hz. Standard 
C37.118.1-2011 [14] considers maximum modulation frequency 5 Hz. The maximum 
value of mismatch coefficients is 10.4% for modulation frequency 2 Hz when SNR is 30 
db. All mismatch coefficients DS1, DS3, DL2L-1R, DS1L-2R of Table 5-4 remain lesser than 
threshold c=15%. So, FT is set to 0 or ‘No’ for all the modulation frequencies in Table 5-
4. This implies that the synchrophasors of Table 5-4 do not belong to the fault 
transient/switching state. The proposed algorithm performs accurately for all the 
modulation frequencies in Table 5-4.  
 
 
Figure 5.6: Synchrophasor estimation window with modulated samples 
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Table 5-4: Performance during small signal oscillations 
Xm=1; kx=10%; ka=10%; ωo=60 
Modulation 
Frequency 
        ω  
 
SNR 
(db) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
0.1 0 0.05 0.03 0.04 0.02 No 
0.1 40 0.11 0.05 0.47 0.59 No 
1 0 4.79 2.46 3.59 1.54 No 
1 40 4.69 2.45 3.48 2.28 No 
1 30 4.43 2.51 3.47 2.10 No 
2 0 9.91 6.11 5.57 5.43 No 
 2 40 10.1 6.44 6.10 6.09 No 
2 30 10.4 6.38 6.37 6.38 No 
5 0 3.18 3.21 6.21 7.86 No 
5 40 3.24 3.27 5.85 8.28 No 
5 30 3.31 3.20 5.95 8.24 No 
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5.3.3 Frequency Ramp 
The performance of the proposed algorithm is investigated here for frequency ramp 
scenario.  In Table 5-5, performance of the proposed algorithm is investigated for ramp 
rates ±0.5 and ±0.1 Hz/s. The synchrophasor estimation windows of Table 5-5 contain 
both noisy and noiseless samples. The maximum values of the mismatch coefficients are 
below 1% in Table 5-5. All mismatch coefficients DS1, DS3, DL2L-1R, DS1L-2R of Table 5-
4 remain much lower than threshold 15%. So, FT is set to 0 or ‘No’ for all the estimation 
windows in Table 5-5. This implies that the synchrophasors of Table 5-5 do not belong to 
the fault transient/switching state. The results of Table 5-5 imply that the proposed 
algorithm performs satisfactorily during frequency ramp scenario. 
Table 5-5: Performance during frequency ramping 
 
Ramp Rate    
(Hz/s) 
 
SNR 
(db) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
+0.5 0 0.3951 0.2496 0.2557 0.1872 No 
+0.5 30 0.1936 0.1855 0.1221 0.1024 No 
-0.5 0 0.4076 0.1949 0.2884 0.1410 No 
 -0.5 30 0.5310 0.2709 0.4308 0.0860 No 
+1 0 0.3897 0.3409 0.1325 0.3363 No 
+1 30 0.3587 0.4227 0.4700 0.1862 No 
-1 0 0.4145 0.2325 0.1975 0.2442 No 
-1 30 0.0882 0.0831 0.2612 0.0504 No 
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5.3.4 Power System Faults 
In this section, the proposed algorithm is applied on estimation windows consisting of 
pre/post-fault and fault current samples. Suppose, a C.T is measuring 3 phase currents in 
one end of a transmission line. Fault takes place in some other transmission line. The 
fault is cleared by a 3-cycle circuit breaker. Pre-fault current is 1 p.u and fault current is 6 
p.u. Post fault current goes back to pre-fault value 1 p.u. Six synchrophasor estimation 
windows consisting pre/post fault and fault currents are shown in Figure 5.7. The step 
changes of magnitudes and phase angles of Figure 5.7 are modeled as (2.17). Fault 
starting time varies in all the estimation windows of Figure 5.7. Decaying DC is not 
included in Figure 5.7. 
The proposed algorithm is applied on the six estimation windows of Figure 5.7. The 
results are presented in Table 5-6. The maximum value of mismatch coefficients DS1, 
DS3, DL2L-1R, DS1L-2R is greater than c=15% for all 6 windows in Table 5-6. So, FT is set 
to 1 or ‘Yes’ for all the synchrophasors in Table 5-6. The proposed algorithm correctly 
identifies fault/switching transient synchrophasors for all the cases in Table 5-6.  
 
Table 5-6: Fault transient current synchrophasor without decaying DC 
Step Change   ksx=500%; ksa=0  in (2.17) 
 
Window 
 
Magnitudes of Mismatch Coefficients Flag  
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
1 55.55 3.56 55.55 0 Yes 
2 71.43 17.73 71.43 0 Yes 
3 0 51.87 0 0 Yes 
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4 0 0 71.43 71.43 Yes 
5 0 51.72 0 0 Yes 
6 71.43 48.38 0 71.43 Yes 
 
 
Figure 5.7: Fault/switching transient synchrophasor estimation windows 
considering 3-cycle breaker and without considering decaying DC 
 
In Figure 5.8, six synchrophasor estimation windows consisting of pre/post-fault and 
fault current samples are presented. Fault currents of Figure 5.8 contain decaying DC 
components. In Figure 5.8, fault is cleared by a 5-cycle circuit breaker. The proposed 
algorithm is applied on the six estimation windows of Figure 5.8. Waveforms of Figure 
5.8 are mathematically written as: 
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1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t                                 (5.11) 
 
 where, T is time constant of decaying DC.  
The results corresponding to Figure 5.8 are presented in Table 5-7. In Table 5-7, step 
changes of both magnitudes and phase angles have been considered. The maximum value 
of mismatch coefficients DS1, DS3, DL2L-1R, DS1L-2R is greater than c=15% for all 6 
windows in Table 5-7. So, FT is set to 1 or ‘Yes’ for all synchrophasors in Table 5-7. The 
proposed algorithm correctly identifies fault/switching transient synchrophasors for all 
cases in Table 5-7. Additional results showing the performance of the proposed algorithm 
in presence of decaying DC are presented in Table C-17 to Table C-20 of Appendix C. 
 
Table 5-7: Fault transient current synchrophasor considering decaying DC 
Step Change ksx=500%; ksa=pi/4 in (5.11) 
 
Window 
 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
1 70.04 8.56 70.04 0 Yes 
2 81.37 29.32 81.37 0 Yes 
3 67.02 69.44 67.02 0 Yes 
4 11.67 76.05 76.05 73.90 Yes 
5 0 69.89 0 0 Yes 
6 73.23 38.05 0 73.23 Yes 
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Figure 5.8: Fault transient synchrophasor estimation windows considering 5-cycle 
breaker and decaying DC 
The amount of step changes during faults has impact on the magnitudes of mismatch 
coefficients DS1, DS3, DL2L-1R, DS1L-2R. The performance of proposed algorithm during 
various amounts of magnitude and phase angle step changes is presented in Table 5-8. 
The step changes are mathematically expressed using (2.17). In Table 5-8, magnitudes 
step changes are varied from 100% (1 p.u) to 3000% (30 p.u). Phase angle step changes 
are also varied from -90 degrees to 90 degrees. Estimation windows of Table 5-8 contain 
13.875 cycles of pre-fault and 1 cycle of fault currents. The maximum value of mismatch 
coefficients DS1, DS3, DL2L-1R, DS1L-2R is greater than c=15% for all step changes in 
Table 5-8. So, FT is set to 1 or ‘Yes’ for all synchrophasors or synchrophasor estimation 
windows in Table 5-8. The proposed algorithm correctly identifies fault/switching 
transient synchrophasors in all cases in Table 5-8. Additional results can be found in 
Appendix C. 
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Table 5-8: Effect of different amount of step changes in currents 
Estimation Window Contains 1 Cycle of Fault Current and 13.875 Cycles of 
Pre-fault Currents 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 33.33 3.81 33.33 0 Yes 
300 45 60.00 12.03 60.00 0 Yes 
800 0 80.00 25.64 80.00 0 Yes 
1000 -45 83.33 26.64 83.33 0 Yes 
1500 -90 88.23 38.24 88.23 0 Yes 
2500 0 92.59 51.87 92.59 0 Yes 
3000 90 93.75 55.36 93.75 0 Yes 
 
The effect of threshold c on the performance of the proposed algorithm is presented in 
Table 5-9. In Table 5-9, results are presented for 5%, 10%, 15%, 25% and 30% threshold 
values. For each threshold value 292383 simulations are done by varying the magnitudes of 
step changes from 1 p.u to 30 p.u (in steps of 0.25 p.u) and by varying the phase angle step 
change from -90 degrees to 90 degrees in steps of 30 degrees. In Table 5-9, results are 
presented considering 50 Hz and 60 Hz fundamental frequencies. The performance of the 
proposed algorithm is measured by ‘Success Rate’ defined as: 
Total Number of Correct Detections
Success Rate
Total Number of Detections
  
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In Table 5-9, ‘Success Rate’ is highest (99.93%) for threshold 5% and lowest (97.64%) 
for 30% threshold value. The ‘Success Rate’ decreases with increasing threshold values. 
For 15% threshold, the ‘Success Rate’ is 99.81%. The ‘Success Rates’ of the proposed 
algorithm are same for the 50 Hz and 60 Hz fundamental frequencies. The high ‘Success 
Rates’ of Table 5-9 proves the effectiveness of the proposed algorithm.  
 
Table 5-9: Effect of threshold c on the performance of the proposed algorithm 
Magnitude step change (ksx) varied from 1 p.u to 30 in steps of 0.25 p.u 
Angle step change (ksa) varied from -90 degrees to 90 degrees in steps of 30 
degrees 
Threshold c (%) Total number of 
runs 
Success Rate (%) 
60 Hz 50 Hz 
5 292383 99.93 99.93 
10 292383 99.88 99.88 
15 292383 99.81 99.81 
20 292383 99.31 99.31 
25 292383 98.36   98.36 
30 292383 97.64    97.65 
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5.3.5 Fault Voltages 
All previous simulations show results with currents as currents have larger step changes 
than voltages. However, the proposed algorithm is also applicable for voltage signals. In 
Table 5-10, results are presented for various step changes of magnitudes and phase 
angles. In Table 5-10, voltage magnitudes are decreased by 10% to 100% and voltage 
phase angles are decreased by -90 degrees. The maximum value of mismatch coefficients 
DS1, DS3, DL2L-1R, DS1L-2R is greater than c=15% when voltage step changes vary from 
30% to 100% within the estimation windows. However, the maximum value of mismatch 
coefficients DS1, DS3, DL2L-1R, DS1L-2R falls below threshold c=15% for 10% and 20% 
voltage step changes. The proposed algorithm correctly sets FT equal to 1 or ‘Yes’ for -
30% to -100% magnitude step changes in Table 5-10; but wrongly sets FT equal to 0 or 
‘No’ for -10% and -20% magnitude step changes. In Table 5-10, the threshold value 
(15%) is too high to detect the smaller (10% and 20%) step changes of voltage 
magnitudes. The threshold value should be lowered to detect very small step changes in 
the voltage waveforms. But, smaller threshold value may lead to wrong detection of 
oscillating synchrophasors or other dynamic (non-fault or non-switching) synchrophasors 
as fault/switching transient synchrophasors. 
Power system faults cause larger amounts (in p.u) of step changes in current waveforms 
than in voltage waveforms. For this reason, it is better to apply the proposed algorithm on 
current waveforms than voltage waveforms. Additional results can be found in Appendix 
C. 
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Table 5-10: Effect of different amount of step changes in voltages 
Step Changes Defined by ksx, ksa in (2.17) 
Estimation Window Contains 1 Cycle of Fault Voltage and 13.875 
Cycles of Pre-fault Voltages 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients  
FT  DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 -90 5.26 0.59 5.26 0 No 
-20 -90 11.11 1.01 11.11 0 No 
-30 -90 17.64 1.31 17.64 0 Yes 
-40 -90 25.00 1.86 25.00 0 Yes 
-50 -90 33.33 2.29 33.33 0 Yes 
-60 -90 42.86 2.73 42.86 0 Yes 
-70 -90 53.85 3.17 53.85 0 Yes 
-80 -90 66.67 3.61 66.67 0 Yes 
-90 -90 81.82 4.05 81.82 0 Yes 
-100 -90 100 4.50 100 0 Yes 
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5.3.6 Effect of Missing Samples in the Estimation Window 
In some situations, some samples in the synchrophasor estimation windows may be 
missing. It is important to evaluate the effect of missing samples on the performance of 
proposed algorithm.  
Table 5-11 presents results to demonstrate the effect of number of missing samples 
during steady state. In Table 5-11, the numbers of missing samples (consecutive) are 
varied from 1 to 6. An estimation window with 3 consecutive missing samples is shown 
in Figure 5.9. The magnitudes of DS1, DS3, DL2L-1R, DS1L-2R are presented in Table 5-11. 
In Table 5-11, the maximum values of mismatch coefficients DS1, DS3, DL2L-1R, DS1L-2R 
remain within 15% for up to 4 missing samples. So, in Table 5-11 the proposed algorithm 
correctly detects fault/switching transient synchrophasors for up to 4 missing samples. 
 
 
 
Figure 5.9: Synchrophasor estimation window with 3 missing samples 
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Table 5-11: Effect of missing samples during steady state  
Number of  
Missing samples 
(consecutive) 
Magnitudes of Mismatch 
Coefficients 
 
FT 
 DS1  
(%) 
DS3              
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
1 0 0.46 3.28 0 No 
2 0 0.87 6.42 0 No 
3 0 1.40 10.68 0 No 
4 0 1.82 14.28 0 No 
5 0 2.42 18.13 0 Yes 
6 0 2.59 21.47 0 Yes 
 
 
Table 5-12 presents results to demonstrate the effect of number of missing samples 
during oscillations. In Table 5-12, the numbers of missing samples (consecutive) are 
varied from 1 to 6. Three modulation frequencies 5, 2 and 0.1 Hz are considered in Table 
5-12. The magnitudes of DS1, DS3, DL2L-1R, DS1L-2R are presented in Table 5-12. In Table 
5-12, the value of mismatch coefficient DL2L-1R remains within 15% for up to 2 missing 
samples when the modulation frequency is 5 Hz. The value of mismatch coefficient DL2L-
1R remains within 15% for up to 5 missing samples when the modulation frequency is 2 
Hz. Similarly, the value of mismatch coefficient DL2L-1R remains within 15% for up to 4 
missing samples when the modulation frequency is 0.1 Hz.  
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Table 5-13 presents results to demonstrate the effect of number of missing samples 
during frequency ramping. In Table 5-13, the numbers of missing samples (consecutive) 
are varied from 1 to 6. Two ramps rates 1 and 0.5 Hz/s are considered in Table 5-13. The 
magnitudes of DS1, DS3, DL2L-1R, DS1L-2R are presented in Table 5-13. In Table 5-13, the 
value of mismatch coefficient DL2L-1R remains within 15% for up to 4 missing samples 
when the ramp rates are 1 and 0.5 Hz/s.  
From the results of Table 5-11, 5-12 and 5-13 it can be said that the performance of the 
proposed algorithm deteriorates with increasing number of missing samples. 
 
Table 5-12: Effect of missing samples during oscillations 
kx=0.1, ka=0.1 
Number of  
Missing Samples 
(consecutive) 
Magnitudes of Mismatch 
Coefficients 
 
FT 
 DS1  
(%) 
DS3              
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
Modulation Frequency 5 Hz 
1 3.18 3.64 9.57 7.68 No 
2 3.18 4.05 12.94 7.68 No 
3 3.18 4.49 16.7 7.68 Yes 
4 3.18 4.86 20.04 7.68 Yes 
5 3.18 5.16 22.81 7.68 Yes 
6 3.18 5.56 26.89 7.68 Yes 
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Modulation Frequency 2 Hz 
1 9.91 5.67 2.19 5.43 No 
2 9.91 5.23 1.32 5.43 No 
3 9.91 4.79 5.08 5.43 No 
4 9.91 4.40 8.71 5.43 No 
5 9.91 4.01 12.57 5.43 No 
6 9.91 3.67 15.96 5.43 Yes 
Modulation Frequency 0.1 Hz 
1 0.05 0.44 3.31 0.016 No 
2 0.05 0.91 6.88 0.016 No 
3 0.05 1.35 10.49 0.016 No 
4 0.05 1.79 14.24 0.016 No 
5 0.05 2.18 17.82 0.016 Yes 
6 0.05 2.56 21.43 0.016 Yes 
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Table 5-13: Effect of missing samples during frequency ramp 
Number of  
Missing Samples 
(consecutive) 
Magnitudes of Mismatch 
Coefficients 
 
FT 
 DS1  
(%) 
DS3              
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
Ramp Rate 1 Hz/s 
1 0.39 0.81 3.51 0.34 No 
2 0.39 1.28 7.04 0.34 No 
3 0.39 1.73 10.74 0.34 No 
4 0.39 2.14 14.22 0.34 No 
5 0.39 2.57 18.12 0.34 Yes 
6 0.39 2.90 21.28 0.34 Yes 
Ramp Rate 0.5 Hz/s 
1 0.39 0.72 3.65 0.19 No 
2 0.39 1.18 7.17 0.19 No 
3 0.39 1.64 10.89 0.19 No 
4 0.39 2.06 14.44 0.19 No 
5 0.39 2.48 18.31 0.19 Yes 
6 0.39 2.82 21.56 0.19 Yes 
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5.3.7 Effect of Bad Sample in the Estimation Window 
There can be bad or erroneous sample in the synchrophasor estimation window. It is 
important to evaluate the effect of bad sample on the performance of the proposed 
algorithm. In Figure 5.10, an estimation window of steady state current samples is 
presented. In Figure 5.10, one sample suddenly takes very high value due some data 
acquisition errors. This sample can be termed as bad sample. In Table 5-14 results are 
presented by varying the magnitude of bad sample of Figure 5.10. In Table 5-14, the 
magnitude of bad sample is varied from 1 p.u to 7 p.u. The values of DS1, DS3, DL2L-1R, 
DS1L-2R are presented in Table 5-14. In Table 5-14, the maximum values of mismatch 
coefficients DS1, DS3, DL2L-1R, DS1L-2R remain lower than 15% for 1 to 6 p.u magnitudes 
of bad sample. So, the proposed algorithm correctly detects fault/switching transient 
synchrophasors when the magnitude of bad sample is between 1 to 6 p.u in Table 5-14. 
 
 
 
Figure 5.10: Steady state synchrophasor estimation window with bad sample 
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Table 5-14: Effect of bad sample during steady state 
Magnitude of Bad 
Sample in 
Estimation Window 
Magnitudes of Mismatch Coefficients  
FT DS1  
(%) 
DS3    
(%) 
DL2L-1R  
(%) 
DS1L-2R 
(%) 
1 p.u 0.44 0.06 0.44 0 No 
2 p.u 3.6 0.53 3.6 0 No 
3 p.u 6.56 0.99 6.56 0 No 
4 p.u 9.35 1.45 9.35 0 No 
5 p.u 11.97 1.91 11.97 0 No 
6 p.u 14.45 2.36 14.45 0 No 
7 p.u 16.79 2.80 16.79 0 Yes 
 
 
Effect of bad sample during oscillation is presented in Table 5-15. In Table 5-15, 
magnitude of one sample is varied from 1 p.u to 7 p.u. Results are presented for 
modulation frequencies 0.1 Hz and 5 Hz. In Table 5-15, the proposed algorithm makes 
correct detection up to 3 p.u value of bad sample when modulation frequency is 5 Hz. For 
0.1 Hz modulation frequency, the proposed algorithm makes correct detection up to 6 p.u 
value of bad sample in Table 5-15. 
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Table 5-15: Effect of bad sample during oscillations 
Magnitude of Bad 
Sample in 
Estimation Window 
Magnitudes of Mismatch Coefficients  
FT DS1  
(%) 
DS3    
(%) 
DL2L-1R  
(%) 
DS1L-2R 
(%) 
Modulation Frequency 5 Hz and kx=0.1, ka=0.1 
1 p.u 2.81 3.26 6.58 7.68 No 
2 p.u 0.24 7.30 9.61 7.68 No 
3 p.u 3.12 4.14 12.45 7.68 No 
4 p.u 5.83 4.58 15.12 7.68 Yes 
5 p.u 8.40 5.01 17.63 7.68 Yes 
6 p.u 10.83 5.44 20.00 7.68 Yes 
7 p.u 13.14 5.87 22.23 7.68 Yes 
Modulation Frequency 0.1 Hz and kx=0.1, ka=0.1 
1 p.u 0.26 0.02 0.28 0.02 No 
2 p.u 3.13 0.44 3.14 0.02 No 
3 p.u 5.84 0.86 5.85 0.02 No 
4 p.u 8.40 1.27 8.41 0.02 No 
5 p.u 10.82 1.69 10.83 0.02 No 
6 p.u 13.12 2.09 13.13 0.02 No 
7 p.u 15.31 2.50 15.32 0.02 Yes 
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5.3.8 Shorter Estimation Window 
All previous simulations are done considering synchrophasor estimation windows 
spanning 14.875 fundamental cycles. The window lengths of synchrophasor estimation 
filter decrease with increasing reporting rates. In Table C.1 of C37.118.1-2011, 
synchrophasor estimation windows are 6 and 2.5 fundamental cycles long for reporting 
rates 60 frames/s and 120 frames/s respectively. The time spans of S1L, S2L, S3L, S1R, S2R, 
S3R tend to overlap with each other with decreasing estimation window lengths. In Figure 
5.11, S1L, S2L, S3L, S1R, S2R, S3R are shown for an estimation window spanning 2.5 
fundamental cycles. Sampling rate is 1440 samples/s in Figure 5.11. In this case, the time 
spans of S1R and S2R (S1L and S2L) overlap with each other due to shorter estimation 
window. The time span of S2R is equal to S3R in Figure 5.11. Similarly, the time span of 
S2L is equal to S3L. 
 
Figure 5.11:  Synchrophasor estimation window 2.5 fundamental cycles long 
The performance of the proposed algorithm is investigated for shorter estimation widows 
using PSCAD simulations. In Figure 5.12, a single line to ground fault is simulated. The 
fault is cleared in approximate 0.05 s by circuit breakers. Tripping takes place in all the 3 
phases. A 2.5 cycle long synchrophasor estimation filter is applied on 3 phase currents of 
Figure 5.12.  
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Figure 5.12: PSCAD simulation of single line to ground fault 
 
 
In Figure 5.13, magnitudes of phase A current synchrophasors computed over phase A 
currents of Figure 5.12 are presented. The variable FT of Figure 5.13 is computed by the 
proposed algorithm. At each time instant, the value of FT indicates whether the 
synchrophasor of same time instant is a fault/switching transient synchrophasor. In Figure 
5.13, the value of FT is initially 0 before the fault occurs. The value of FT becomes 1 at 
the starting of fault when the estimation windows contain pre-fault and fault samples. In 
this simulation, the estimation filter length is lesser than the fault clearing time. As a 
result, some synchrophasors in Figure 5.13 are computed using fault samples only. These 
synchrophasors are not fault/switching transient synchrophasors (Tf in Figure 5.13) as 
they are computed over fault samples only. So, the variable FT becomes and remains 0 
during Tf in Figure 5.13. The variable FT again becomes 1 when the estimation windows 
contain fault and post-fault samples. The variable FT again becomes 0 when the 
estimation windows contain post-fault samples only. 
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Figure 5.13: Magnitudes of phase A current synchrophasor computed over phase A 
currents of Figure 5.12 
 
 
In Figure 5.14, magnitudes of current synchrophasors computed over phase B currents of 
Figure 42 are presented. Fault does not take place in phase B of Figure 5.12. However, 
phase B is tripped as a part of 3 phase tripping. Fault/switching transient synchrophasors 
are generated in phase B due to tripping. This is evident in Figure 5.14 from the FT 
values. Figure 5.13 and Figure 5.14 show the effectiveness of the proposed algorithm in 
detecting fault/switching transient synchrophasors. 
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Figure 5.14: Magnitudes of phase B current synchrophasor computed over phase B 
currents of Figure 5.12 
 
5.3.9 Computational Requirements 
The proposed algorithm requires minimum N-1 additions to compute S1L, S2L, S3L, 
S1R, S2R, S3R. Calculations of DS1, DS3, DL2L-1R, DS1L-2R require 4 subtractions, 4 
additions and 4 divisions. 
5.4 Comparisons with Existing Algorithm 
In [12], a transient monitor function is defined to estimate the quality of a synchrophasor. 
This function calculates the difference between the measured sample and the sample 
reconstructed from synchrophasor value. This is defined as [12][129]: 
1
( ) ( )
N
o r
i
x i x i
TM
N




                                                                          (5.12) 
 where, xo(i) is the measured sample, xr(i) is reconstructed from synchrophasor value and 
N is the number of samples in the window.  
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The value of TM indicates the quality of a synchrophasor. During steady state, the value 
of TM is small or near to 0. The value of TM becomes large for a fault/switching 
transient synchrophasor.  
In Figure 5.15, five synchrophasor estimation windows are presented. Each window in 
Figure 5.15 is 14.875 fundamental cycles long.  Window 1 contains 3
rd
 harmonics of 10% 
THD. Window 2 contains decaying DC component with 0.0167 s time constant. Window 
3 contains decaying DC component with 0.0833 s time constant. In window 4, 100% step 
change in magnitude occurs.  In window 5, 500% step change in magnitude occurs. 
Window 4 and 5 contain 1 cycle of fault data. Synchrophasors computed over window 4 
and 5 of Figure 5.15 are fault/switching transient synchrophasors. Synchrophasors 
computed over window 1, 2 and 3 are not fault/switching transient synchrophasors.      
 
Figure 5.15: Synchrophasor estimation windows 
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TM is calculated for the 5 windows of Figure 5.15. The ‘M’ class filter of standard [14] is 
used for the synchrophasor estimations. The values of TM are presented in Table 5-16. In 
Table 5-16, the value of TM is lowest for the fault transient synchrophasor window 4 and 
highest for the window 3 which is not a fault transient synchrophasor. The value of TM 
of transient synchrophasor window 5 is closer to the value of window 3. In Table 5-16, 
TM values of fault transient synchrophasors and other (non fault transient) 
synchrophasors overlap with each other. As a result, it is difficult to differentiate fault 
transient synchrophasors from other synchrophasors by using a threshold value. The 
results of Table 5-16 signify that the transient monitor of [12] may not be able to detect 
fault transient synchrophasors. 
Now, the proposed algorithm is applied on the 5 windows of Figure 5.15. In Table 5-17, 
the maximum value of mismatch coefficients DS1, DS3, DL2L-1R, DS1L-2R is lower than 
c=15% for window 1, 2 and 3. The maximum value of DS1, DS3, DL2L-1R, DS1L-2R is 
greater than c=15% for window 3 and 4 which are fault transient synchrophasor 
estimation windows. So, the proposed algorithm correctly identifies window 4 and 5 as 
fault/switching transient synchrophasors. The results of Table 5-16 and 5-17 demonstrate 
that the proposed algorithm performs better that the transient monitor of [12]. 
 
Table 5-16: Performance of Algorithm [12] 
 TM 
Window 1 6.047 
Window 2 5.514 
Window 3 25.616 
Window 4 4.424 
Window 5    22.1252 
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Table 5-17: Performance of the proposed algorithm  
 Magnitudes of Mismatch 
Coefficients 
Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
Window 1 0 0 0 0 No 
Window 2 8.22 0.19 0.003 8.22 No 
Window 3 12.19 3.42 0.55 11.72 No 
Window 4 33.33 4.13 33.33 0 Yes 
Window 5 71.43 17.73 71.43 0 Yes 
 
5.5 Examples of Possible Application Areas 
5.5.1 Fault Location 
Synchrophasor based fault location algorithms cannot give accurate results with 
fault/switching transient synchrophasors. So, fault-location applications need to avoid 
fault/switching transient synchrophasors as inputs. The proposed algorithm makes 
fault/switching transient synchrophasor detection easy for fault locations applications. 
5.5.2 State Estimation 
Removal of fault/switching transient synchrophasors before state estimation helps to get 
better estimations. In the proposed algorithm, PMUs send synchrophasors with 
‘fault/switching transient synchrophasor’ tagging to PDC. So, fault/switching transient 
synchrophasors can be easily removed before state estimation. 
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5.5.3 Data Validations 
Tagging of fault/switching transient synchrophasors helps in validating the 
synchrophasors in PDC. The proposed algorithm can be considered as a part of 
synchrophasor validation process. 
5.5.4 First Hand Information on Fault/Switching 
Detection of fault/switching transient synchrophasor signifies that a fault or line 
switching has happened somewhere in the grid. This first-hand information helps system 
operator in cross-checking the occurrence of fault/switching in the grid.   
5.6 Design Issues 
The design issues associated with the proposed algorithm are: 
 Faults or switching operations mostly lead to step changes of voltages/currents in 
power systems. However, in some situations, faults or switching can cause ramp or 
other types of changes. The proposed algorithm works satisfactorily for step, ramp 
and other types of voltage/current changes. 
 The choice of threshold c is important in detecting the fault/switching transient 
synchrophasors. If the value of c is large then the proposed algorithm mainly 
detects large step changes. If the value of c is small then the proposed algorithm 
detects both small and large step changes. However, if the value of c is too small 
then the proposed algorithm may wrongly detect synchrophasors computed over 
oscillations as fault/switching transient synchrophasors.  
It is to be noted that very small step changes in currents or voltages may happen 
due to other non-fault or non-switching events. The proposed method should not 
detect these very small step changes as they may not be due to faults or switching. 
The value of threshold c should be large enough to avoid these very small changes. 
 The numbers of missing and bad samples which the proposed algorithm can tolerate 
depend on the choice of threshold c. The proposed algorithm can tolerate larger 
number of missing and bad samples if the value of c is large. 
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 In the previous simulations of this chapter, threshold c=15% was chosen from the 
investigated threshold values of Table 5-9 to achieve more than 99.5% ‘Success 
Rate’ for 100% to 3000% step changes, to support 4 consecutive missing samples 
and to perform correctly during steady state and oscillations. 
5.7 Conclusions 
Fault/switching transient synchrophasors are not usable in many WAMS applications. 
There is a need of algorithm which can detect these transient synchrophasors. In this 
chapter, an algorithm is proposed which detects fault/switching transient synchrophasors. 
The proposed algorithm runs in Phasor Measurement Units (PMU). The proposed 
algorithm works satisfactorily during steady state, in presence of harmonics, decaying 
DC, oscillations and missing data. The proposed algorithm is able to detect larger or 
smaller step changes. The proposed algorithm performs better than the existing detection 
technique. The performance of the proposed algorithm is validated using PSCAD 
simulations. The proposed algorithm is simple, non-iterative and needs lesser 
computations. 
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Chapter 6  
 
 
 
6 Extracting Fault Synchrophasor from Fault Transient 
Synchrophasor in PDC 
 
Fault transient synchrophasors are discarded and generally not used in the synchrophasor 
applications. In this chapter, two algorithms have been proposed to compute fault 
synchrophasor from fault transient synchrophasor in PDC. Fault synchrophasors are the 
synchrophasors which are computed over fault samples only. The rest of this chapter is 
organized as follows: Section 6.1 introduces different types of fault transient 
synchrophasors. Section 6.1 also proposes a method to detect Type 1 fault transient 
synchrophasors. In section 6.2, two algorithms are proposed to extract fault 
synchrophasor from fault transient synchrophasor in PDC. In section 6.3, performances 
of the proposed algorithms are presented. Section 6.4 summarizes the conclusions 
reached in the investigations. 
6.1 Types of Fault Transient Synchrophasors 
During faults, magnitudes and phase angles of power system voltage and current 
waveforms go through step changes. As mentioned in (2.17) of Chapter 2, the step 
changes can be mathematically written as [14]: 
( ) [1 ( )]cos( ( ))m sx f o sa fx t X k u t t t k u t t                                                  (6.1) 
Faults usually lead to tripping of transmission lines. Fault transient synchrophasors may 
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be computed over various combinations of pre-fault, fault and post-fault (after fault is 
cleared) samples. Depending on the types of samples over which it is computed, a fault 
transient synchrophasor can be divided into following categories: 
 Type 1: computed over pre-fault and fault samples 
 Type 2: computed over fault and post-fault (after fault is cleared) samples 
 Type 3: computed over pre-fault, fault and post-fault samples 
In Figure 6.1, examples of estimation windows corresponding to Type 1, 2 and 3 fault 
transient synchrophasors are presented.  
 
 
Figure 6.1: Examples of types of fault transient synchrophasor estimation windows 
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The occurrence of Type 1, 2 and 3 fault transient synchrophasors depends on the 
reporting rate and the length of the estimation window. Type 1 and Type 2 fault transient 
synchrophasors usually appear in most of the situations when faults happen. Type 3 fault 
transient synchrophasors are less common and mostly appear when estimation windows 
are greater than the fault clearing time. The amount of fault samples in any fault transient 
synchrophasor estimation window depends on the reporting time.  
The proposed algorithms extract fault synchrophasor from Type 1 fault transient 
synchrophasor in PDC. So, a PDC needs to know if the received fault transient 
synchrophasor is a Type 1 fault transient synchrophasor before applying the proposed 
algorithms. One of the proposed algorithms also needs some modifications (as discussed 
in section 6.2) during Type 1 fault transient synchrophasor estimation. So, PMUs need to 
detect if a fault transient synchrophasor is a Type 1 fault transient synchrophasor. In this 
work, it is assumed that the PMUs detect Type 1 fault transient synchrophasors and send 
them to PDCs with the tags. Following method has been proposed to identify Type 1 fault 
transient synchrophasors in PMUs. 
6.1.1 Method to Detect Type 1 Fault Transient Synchrophasor 
If a current synchrophasor is detected as Type 1 fault transient synchrophasor then the 
corresponding voltage synchrophasor will also be a Type 1 fault transient synchrophasor. 
So, it is enough to check the nature of either voltage or current synchrophasor 
corresponding to a particular time. It is proposed that the current synchrophasors should 
be examined to detect whether they are Type 1 fault transient synchrophasors. The reason 
is that currents go through larger changes (in per unit) than voltages during faults. 
The proposed algorithm of Chapter 5 of this thesis detects and tags fault/switching 
transient synchrophasor in PMU. A fault transient synchrophasor can be differentiated 
from switching transient synchrophasor by looking at the sample values within the 
estimation window. So, in a PMU, a fault transient synchrophasor can be detected by the 
proposed algorithm of Chapter 5. Now, the next step is to know if a fault transient 
synchrophasor is a Type 1 fault transient synchrophasor. The summations terms S1L and 
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S1R of Chapter 5 can also be used to detect a Type 1 fault transient synchrophasor.  
A fault transient current synchrophasor is detected as Type 1 fault transient current 
synchrophasor if the following condition is satisfied: 
 1 1L RS S  for the estimation window                                                        (6.2) 
 
6.2 Proposed Algorithms 
Suppose, a ‘C’ cycle long estimation window ‘W’ contains pre-fault (C-1 cycles) and 
fault (1 cycle) samples. A ‘C’-cycle long DFT filter is used to compute synchrophasor 
over ‘W’. The estimated fault transient synchrophasor is XFT. So, XFT can be written as:        
 
FTX X X                                                                                                       (6.3) 
FTX X X                                     
 
where, 
X =  Estimated synchrophasor if there were no fault data in ‘W’. That means, X is  
        computed assuming fault did not take place within the window ‘W’ 
X  = The change in synchrophasor value ‘X’ due to fault 
 
In Figure 6.2, an example of computational window ‘W’ containing both pre-fault and 
post-fault samples is presented. The waveforms of Figure 6.2 have been generated using 
(6.1). X is computed over the top waveform (blue) and XFT’ is computed over the bottom 
waveform (red) of Figure 6.2. 
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Figure 6.2: Estimation windows corresponding to X and X  
 
X of (6.3) mainly originates due to mismatch between the fault samples and the 
samples if there was no fault. The mismatch portion of the estimation window ‘W’ is 
shown in green dotted box in Figure 6.2.  The value of X depends on the following 
parameters: 
 Mismatch of sample values (during Tf  in Figure 6.2) 
 Time instant of the fault (sample number in the window ‘W’) 
 Gain and coefficients of the estimation filter corresponding to the fault 
duration (Tf  in Figure 6.2) 
Suppose, fault synchrophasor XF is computed over fault duration Tf of Figure 6.2. XF is 
defined as: 
 
2
F
A
X                                                                                                                    (6.4) 
where, A/√2 is the amplitude and is the phase angle of the fault synchrophasor XF. In 
time domain, fault synchrophasor XF of (6.4) can be expressed as: 
                                                                                                
( ) cos( )Fx t A t                                                                                                         (6.5) 
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where, ( )Fx t  is the time domain sample of XF. 
Harmonics do not appear in the estimated synchrophasor values. So, the time domain 
expression (6.5) of the fault synchrophasor does not contain harmonics. In (6.5), the 
reference time is chosen same as the reference of window ‘W’. The proposed algorithms 
compute fault synchrophasor XF  from X .  
The proposed algorithms are mentioned as Algorithm A and Algorithm B in the rest of 
this thesis. Algorithm A is simple to use and does not need any modification during 
synchrophasor estimation. The Algorithm B is less sensitive to fault starting time and 
fault induced transients. However, Algorithm B requires modification during 
synchrophasor estimation in PMU.  
 
6.2.1 Algorithm A 
The X of (6.3) can be expressed using the equation of synchrophasor estimation filter. 
Using the filter equation C.1 of the standard C37.118.1-2011 [14], X can be written as: 
/2
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N
ik F
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k N
k N
X x k x k FC k e
FC k



  

         (6.6) 
 
 
where, 
x(k) =      k
th
 sample if fault did not take place (corresponds to ‘X’ in (6.3)) 
xF(k) =    k
th
 fault sample corresponding to (6.5) 
N    =      Filter order (number of filter taps is N+1) 
Nf     =     Step changes occur at Nf  th sample (corresponds to ‘tf’) 
Fs      =     Sampling frequency 
o  =       Nominal frequency 
FC(k)  =  Filter coefficient at k
th 
instant 
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From (6.6), we can derive two equations using the real and imaginary components: 
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The equation (6.7) can be expanded as: 
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The equation (6.8) can be written as: 
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where, 
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Using matrix inversion, equation (6.9) can be written as: 
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So, real and imaginary part of the fault synchrophasor XF can be estimated using (6.10). 
Availability of the information required to compute (6.10) in PDC is discussed below. 
 X : X is the difference between X and XFT. XFT is the output of the 
synchrophasor estimation algorithm. So, it is readily available. PMUs do not 
compute X. So, the actual value of X is unknown. But, in PDC the value of X can 
be estimated using the previous steady state synchrophasors. The simplest 
approach is to assume X to be equal to the previous steady state synchrophasor 
X
p
. The algorithms [12][22] can be used to detect if a synchrophasor is a steady 
state synchrophasor. The computational windows of X and X
p
 usually overlap. 
So, many samples are common in between the windows of X and X
p
. In addition, 
power system is usually in steady state before the fault. So, X and X
p
 are expected 
to be close to each other. Let us assume a situation where the synchrophasor 
reporting rate is 60 frames/s and the length of the estimation filter is 6 
fundamental cycles. In this case, X
p
 and X have 5 cycles of samples common in 
between them.  
 x(k): In PDC, value of x(k) can be found from the synchrophasor value X. x(k) is 
obtained by expressing X in the time domain. 
  Nf: Nf is basically the starting time of faults. It is expected that the PDC will 
receive this information from the PMUs or the other devices. Power system 
relays usually come with fault recording capability. Digital fault recorders have 
long been used for capturing power system behavior during faults. Relays and 
digital fault recorders (DFR) are coming with GPS synchronized clocks. The 
fault recording of relays and DFR is triggered by faults. Triggering of relay and 
DFR is an indicator of fault starting. So, trigger time can be considered as 
approximate fault starting time. Currently, commercial PMUs are coming with 
integrated DFR capabilities. An approximate fault starting time may also be 
available to PMU. So, a PDC can receive approximate fault starting time from 
relays or disturbance recorders or PMUs.  
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 ω: As per the standard [14], PMUs send the frequency information to PDCs.  
 FC(k): PMUs need to send the filter coefficients to PDC only once.  
 Fs: PMUs need to send sampling frequency to PDC only once. 
From the above discussion, it can be said that the equation (6.10) can be solved in PDC. 
Based on the above discussions, the steps of the Algorithm A are summarized below: 
 Step 1: Estimate the value of synchrophasor X. The simplest approach is to  
             assume X to be equal to the previous steady state synchrophasor. 
 Step 2: Compute time domain samples x(k) from  X 
 Step 3: Compute X using equation (6.3) 
 Step 4: Use (6.10) to compute the fault synchrophasor 
 
6.2.2 Algorithm B 
Accurate fault starting time may not be known at the PDC. The trigger time of DFR is an 
approximation of the fault starting time. Lack of accurate fault starting time affects the 
performance of Algorithm A. In addition, fault voltage/current waveforms usually get 
distorted by the fault induced transients. These fault induced transients appear 
immediately after fault starts and then decays/vanishes with time. Anti-aliasing filter 
removes some of these transients depending on its cut-off frequency. But, many 
transients may remain in the signal. Ideally, fault synchrophasors should be calculated on 
the portion of fault waveform containing minimum amount of fault induced transients. 
Presence of these transients affects the accuracy of Algorithm A. The performance of 
Algorithm B is less sensitive to fault starting time and fault induced transients. 
Algorithm B runs in PDC. But, it requires modification of a section of time domain 
samples while computing Type 1 fault transient synchrophasor in PMU. It is proposed 
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that a block of samples within a Type 1 fault transient estimation window is replaced 
with ‘Zero’ values. This is called as ‘Zero forcing’. The ‘Zero forcing’ should cover a 
portion of the fault waveform when the fault induced transients are significant and 
dominant. The purpose of ‘Zero forcing’ is to reduce the effect of fault induced transients 
on the estimated value of Type 1 fault transient synchrophasor. Due to ‘Zero forcing’, the 
value of X of (6.3) is less influenced by the fault induced transients. As a result, the 
extracted fault synchrophasor will be less affected by the fault induced transients.  
‘Zero forcing’ may increase TVE value for the Type 1 fault transient synchrophasor. 
However, fault transient synchrophasors are not directly used in the WAMS applications. 
So, the increased error (due to ‘Zero forcing’) of fault transient synchrophasor does not 
have much impact in the WAMS applications. To avoid increased error due to ‘Zero 
forcing’, a PMU may choose to compute Type 1 fault transient synchrophasor with and 
without ‘Zero forcing’. An example of ‘Zero forcing’ has been shown in Figure 6.3 using 
PSCAD voltage signal. In Figure 6.3, ‘Zero forced’ PSCAD signal is less affected by 
fault induced transients.  
The main design issues associated with Zero forcing are: 
 ‘Zero forcing’ is only applied for Type 1 fault transient synchrophasor. The 
detection procedure for Type 1 fault transient synchrophasor is already discussed in 
section 6.1.1. 
 Start time (NSZ): Ideally, the start time (NSZ) of ‘Zero forcing’ should coincide with 
the fault starting time.  But, the fault starting time may not be accurately known as 
discussed above. So, it is proposed that the ‘Zero forcing’ should start (NSZ) at a 
pre-fault time within the computational window. This is shown in Figure 6.4. In 
Figure 6.4, pre-fault time is chosen in such a way that it can be said with confidence 
that fault did not start at that pre-fault time. As a result, the value of the fault 
transient synchrophasor will now depend on the chosen pre-fault time rather than 
the fault starting time. Choice of pre-fault time as the starting time of ‘Zero forcing’ 
makes Algorithm B insensitive to fault starting time.  The pre-fault time for ‘Zero 
forcing’ can be chosen in the following way.  
178 
 
In Figure 6.5, two consecutive synchrophasor estimation windows W(k+1), W(k) 
are presented. The window W(k) consists of  pre-fault samples. The window 
W(k+1) consists of  pre-fault and fault samples. The starting time of ‘Zero forcing’ 
for window W(k+1) has to be decided. The consecutive estimation windows 
W(k+1), W(k) contain samples common in between them. As the window W(k)  
contains pre-fault samples only, the end time of window  W(k) can be considered as 
the starting time for ‘Zero forcing’ for the window W(k+1). The pre-fault time may 
also be available to PMU from the integrated DFR. As an example, the commercial 
PMU [130] calculates pre-fault time along with the trigger time.  
 End time (NEZ): The end time (NEZ) of ‘Zero forcing’ is basically a design issue. 
The end time (NEZ) should be chosen in such a way that at least few fault samples 
remain in the estimation window after ‘Zero forcing’. The values of fault samples 
in the estimation window will help to identify the end time (NEZ). In Figure 6.3 and 
6.4, the ‘Zero forcing’ covers approximately half of the available fault samples. 
 
In Algorithm B, XFT of (6.3) is computed over the ‘Zero forced’ computational window 
(example Figure 6.4) and sent to PDC. 
 
 
Figure 6.3: example of ‘Zero-forcing’ on a synchrophasor estimation window ‘W’ 
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Figure 6.4: Example of ‘Zero-forcing’ starting at a pre-fault time 
 
Figure 6.5: Method to select starting time for ‘Zero-forcing’ 
 
 
 
Considering ‘Zero forcing’, X can be written using filter equation of the standard [14]: 
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Now, (6.11) can be written as:              
 
 
                                                                                                                                                               
(6.12) 
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From (6.11), following equation can be derived: 
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where, 
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Using matrix inversion, equation (6.13) can be written as: 
 
 
 
 
                                                                                                                                      (6.14) 
 
 
 
The real and imaginary components of the fault synchrophasor XF can be estimated using 
(6.14). XFT is calculated by the synchrophasor estimation algorithm with ‘Zero forcing’ 
and sent to PDC. So, it is readily available in PDC. The Algorithm B also requires start 
time NSZ and end time NEZ  of ‘Zero forcing’. So, start and end time of ‘Zero forcing’ 
should be sent to PDC. 
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The Algorithm B can be summarized as below. 
 In the PMU  
Step 1: Detect Type 1 fault transient estimation window 
 Step 2: Apply Zero-forcing and compute Type 1 fault transient synchrophasor.   
                        PMU may compute Type 1 fault transient synchrophasor with and without    
                        ‘Zero-forcing’. 
Step 3: Send the Type 1 fault transient synchrophasor XFT to PDC along with  
            other required information. 
 
 In the PDC 
   Step 1: Decide to apply Algorithm B 
 Step 2: Estimate the value of synchrophasor X of (6.3) 
Step 3: Compute time domain samples x(k) from  X 
Step 4: Compute X using equation (6.3) 
Step 5: Use (6.14) to compute the fault synchrophasor 
6.3 Performance Evaluation 
The performances of the proposed algorithms have been evaluated in this section. A 
sampling rate 960 samples/s has been considered for the synchrophasor computations in 
PMUs.  The computational window ‘W’ consists of 4*16=64 samples. Results are 
presented for both voltage and current data. Four fundamental cycles long Raised Cosine 
Filter (RCF) [52] has been used for the synchrophasor estimations.  In section 6.3.1, 
results are presented to show the accuracies of fault synchrophasors extracted by 
Algorithm A and B. In section 6.3.2, performance of the Type 1 fault transient 
synchrophasor detection method is evaluated. 
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6.3.1 Accuracies of Extracted Fault Synchrophasors 
6.3.1.1 One Cycle Fault Data in the Estimation Window  
In this section it is assumed that one cycle fault data and 3 cycles of pre-fault data are 
present in the computational window ‘W’. Step changes occur at the 49th sample of the 
window ‘W’. The step change is modeled using (6.1).  For algorithm B, ‘Zero forcing’ 
starts at the 47th sample and ends at the 51th sample of the computational time window 
‘W’. So, 4.166 ms uncertainty in the fault-initiation time detection is considered for 
Algorithm B. The effect of anti-aliasing filter is ignored.  
In Table 6-1, performances of the algorithms A, B have been presented for various 
amounts of step changes in synchrophasor magnitudes and angles. The frequencies of the 
voltage and current waveforms are 60 Hz. In Table 6-1, maximum 95% reduction of the 
voltage magnitude and maximum 2500% increase of the current magnitude are 
considered. The accuracy of the computed fault synchrophasor is calculated using TVE 
[14]. In Table 6-1, the TVE errors are almost 0% for all the investigated step changes. 
From Table 6-1, it is evident that both the algorithms perform satisfactorily for various 
amounts of step changes at nominal frequency.              
 
Table 6-1: Performance at nominal frequency 
 Step changes due 
to  faults 
TVE (%) 
(Computed for the fault 
synchrophasor) 
ksx 
(%) 
ksa 
(degrees) 
   Algorithm A Algorithm B 
Voltage Signal 
-5 90 1.9e-013 2.3e-013 
-50 -45 8.3e-013 4.6e-013 
-95 -45 3.0e-012 9.6e-012 
Current Signal 
1000 60 9.3e-014 9.8e-014 
1500 -45 5.8e-014 1.1e-013 
2500 90 1.1e-013 1.4e-013 
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The performance of the proposed algorithms at off-nominal frequency is investigated in 
Table 6-2. In Table 6-2, four off-nominal frequencies 55, 58.5, 61.5 and 65 Hz have been 
considered. Frequency is varied keeping the amounts of step changes fixed at a value. In 
Table 6-3, the TVE values are almost 0% for both the algorithms A, B. From Table 6-2, it 
is evident that both the algorithms perform satisfactorily for various off-nominal 
frequencies.              
 
Table 6-2: Performance at off-nominal frequency 
    Step changes due to faults TVE 
(Computed for the fault phasor) 
ksx 
(%) 
ksa 
(degrees) 
Frequency 
(Hz) 
   Algorithm A Algorithm B 
Voltage Signal 
-60 -90 55    6.2e-013        2.3e-013     
-60 -90 58.5    5.1e-013    5.1e-013 
-60 -90 61.5    2.0e-013    3.3e-013 
-60 -90 65     3.6e-014    6.2e-013     
Current Signal 
2000 -45 55     9.2e-014     1.1e-013 
2000 -45 58.5     6.3e-013    5.4e-014 
2000 -45 61.5     8.4e-014    8.7e-014 
2000 -45 65     1.1e-013    9.2e-014     
 
In Table 6-3, effects of the measurement noises have been studied for the proposed 
algorithms at nominal and off-nominal frequencies. Fault independent random 
measurement noises have been added to the voltage and current waveforms. In Table 6-3, 
the SNR values are varied from 30-80 dB (approximately). The TVE values are greater 
than 1% when SNR value is 30 dB. From Table 6-3, it can be said that the TVE values 
increase when signal noise contents increase. 
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Table 6-3: Effect of noise 
    Step changes during  faults 
considering noise 
TVE 
(Computed for the fault 
phasor) 
Frequency ksx 
(%) 
ksa 
(degrees) 
SNR 
(db) 
   Algorithm A Algorithm B 
 
 
60 Hz 
Voltage Signal 
-50 45 80 0.0334 0.0343 
-50 45 60 0.1071 0.1106 
-50 45 30 1.7889 1.7121 
Current Signal 
1500 45 80 0.0046 0.0032 
1500 45 60 0.0518 0.0766 
1500 45 30 1.5649 1.6026 
 
 
55 Hz 
Voltage Signal 
-50 45 80 0.1259 0.1145 
-50 45 60 0.1756 0.1935 
-50 45 30 1.7201 1.8901 
Current Signal 
1500 45 80 0.0020 0.0025 
1500 45 60 0.0575 0.0542 
1500 45 30 1.6360 1.6999 
 
 
65 Hz 
Voltage Signal 
-50 45 80 0.1123 0.1001 
-50 45 60 0.1578 0.1666 
-50 45 30 1.7201 1.8065 
Current Signal 
1500 45 80 0.0025 0.0025 
1500 45 60 0.0610 0.0712 
1500 45 30 1.6360 1.6045 
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The proposed algorithms use frequency as an input parameter in the formulations (6.10) 
and (6.14). In real world, there can be errors during frequency estimations. So, it is 
important to evaluate the effect of frequency estimation errors on the performances of the 
proposed algorithms. Results corresponding to 60, 55 and 65 Hz fundamental frequencies 
are presented in Tables 6-4, 6-5 and 6-6 respectively. In Table 6-4, 6-5 and 6-6, results 
are presented considering ±0.001, ±0.005 and ±0.01 Hz frequency errors. The step 
changes in voltage magnitudes are varied from -10% to -90% in Table 6-4, 6-5 and 6-6. 
The step changes in voltage phase angles are varied from 0 to -90 degrees. The step 
changes in current magnitudes are varied from 500% to 2000% in Table 6-4, 6-5 and 6-6. 
The step changes in current phase angles are varied from 0 to 90 degrees. 
In Table 6-4, 6-5 and 6-6, for fixed amount of step change, the TVE values increase with 
increasing frequency error for both the algorithms. The TVE values are same for positive 
and negative frequency errors in Table 6-4, 6-5 and 6-6. The TVE values of Algorithm A 
are closer to the TVE values of Algorithm B in all the three tables. In Table 6-4, 6-5 and 
6-6, TVE values are greater than 1% for ±0.005 and ±0.01 Hz frequency errors when -
90% magnitude and -90 degree angle step changes occur in the voltage signals. Not many 
changes in the TVE values are observed in the Table 6-4, 6-5 and 6-6 when the 
fundamental frequency is varied from 55 to 65 Hz. In Table 6-4, 6-5 and 6-6, TVE values 
are comparatively larger for the voltage signals than the current signals. 
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Table 6-4: Effect of frequency error when fundamental frequency is 60 Hz 
  Fundamental Frequency 60 Hz  
    Step changes due to faults TVE (%) 
Ksx 
(%) 
Ksa 
(degrees) 
Frequency 
Error (Hz) 
   Algorithm A Algorithm B 
Voltage Signal 
-10 0 0.001 0.0039 0.0075 
-10 0 -0.001 0.0039 0.0075 
-10 0 0.005 0.0194 0.0373 
-10 0 -0.005 0.0194 0.0373 
-10 0 0.010 0.0388 0.0747 
-10 0 -0.010 0.0388 0.0747 
-60 -30 0.001 0.0595 0.0611 
-60 -30 -0.001 0.0595 0.0611 
-60 -30 0.005 0.2973 0.3055 
-60 -30 -0.005 0.2973 0.3055 
-60 -30 0.010 0.5946 0.6107 
-60 -30 -0.010 0.5946 0.6107 
-90 -90 0.001 0.3507 0.3390 
-90 -90 -0.001 0.3507 0.3390 
-90 -90 0.005 1.7533 1.6947 
-90 -90 -0.005 1.7533 1.6947 
-90 -90 0.010 3.5067 3.3884 
-90 -90 -0.010 3.5067 3.3884 
Current Signal 
500 0 0.001 0.0291 0.0296 
500 0 -0.001 0.0291 0.0296 
500 0 0.005 0.1456 0.1481 
500 0 -0.005 0.1456 0.1481 
500 0 0.010 0.2913 0.2961 
500 0 -0.010 0.2913 0.2961 
1000 30 0.001 0.0320 0.0322 
1000 30 -0.001 0.0320 0.0322 
1000 30 0.005 0.1602 0.1611 
1000 30 -0.005 0.1602 0.1611 
1000 30 0.010 0.3205 0.3222 
1000 30 -0.010 0.3205 0.3222 
2000 90 0.001 0.0353 0.0356 
2000 90 -0.001 0.0353 0.0356 
2000 90 0.005 0.1763 0.1781 
2000 90 -0.005 0.1763 0.1781 
2000 90 0.010 0.3527 0.3562 
2000 90 -0.010 0.3527 0.3562 
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Table 6-5: Effect of frequency error when fundamental frequency is 55 Hz 
  Fundamental Frequency 55 Hz  
    Step changes due to faults TVE (%) 
Ksx 
(%) 
Ksa 
(degrees) 
Frequency 
Error (Hz) 
   Algorithm A Algorithm B 
Voltage Signal 
-10 0 0.001 0.0039 0.0080 
-10 0 -0.001 0.0039 0.0080 
-10 0 0.005 0.0195 0.0399 
-10 0 -0.005 0.0195 0.0399 
-10 0 0.010 0.0391 0.0798 
-10 0 -0.010 0.0391 0.0798 
-60 -30 0.001 0.0604 0.0636 
-60 -30 -0.001 0.0604 0.0636 
-60 -30 0.005 0.3020 0.3181 
-60 -30 -0.005 0.3020 0.3181 
-60 -30 0.010 0.6039 0.6360 
-60 -30 -0.010 0.6039 0.6360 
-90 -90 0.001 0.3539 0.3774 
-90 -90 -0.001 0.3539 0.3774 
-90 -90 0.005 1.7697 1.8866 
-90 -90 -0.005 1.7697 1.8866 
-90 -90 0.010 3.5394 3.7723 
-90 -90 -0.010 3.5394 3.7723 
Current Signal 
500 0 0.001 0.0293 0.0296 
500 0 -0.001 0.0293 0.0296 
500 0 0.005 0.1464 0.1480 
500 0 -0.005 0.1464 0.1480 
500 0 0.010 0.2929 0.2961 
500 0 -0.010 0.2929 0.2961 
1000 30 0.001 0.0327 0.0333 
1000 30 -0.001 0.0327 0.0333 
1000 30 0.005 0.1635 0.1663 
1000 30 -0.005 0.1635 0.1663 
1000 30 0.010 0.3270 0.3326 
1000 30 -0.010 0.3270 0.3326 
2000 90 0.001 0.0350 0.0353 
2000 90 -0.001 0.0350 0.0353 
2000 90 0.005 0.1751 0.1763 
2000 90 -0.005 0.1751 0.1763 
2000 90 0.010 0.3502 0.3526 
2000 90 -0.010 0.3502 0.3526 
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Table 6-6: Effect of frequency error when fundamental frequency is 65 Hz 
  Fundamental Frequency 65 Hz  
    Step changes due to faults TVE (%) 
Ksx 
(%) 
Ksa 
(degrees) 
Frequency 
Error (Hz) 
Algorithm A Algorithm B 
Voltage Signal 
-10 0 0.001 0.0039 0.0066 
-10 0 -0.001 0.0039 0.0066 
-10 0 0.005 0.0196 0.0332 
-10 0 -0.005 0.0196 0.0332 
-10 0 0.010 0.0391 0.0663 
-10 0 -0.010 0.0391 0.0663 
-60 -30 0.001 0.0604 0.0590 
-60 -30 -0.001 0.0604 0.0590 
-60 -30 0.005 0.3020 0.2948 
-60 -30 -0.005 0.3020 0.2948 
-60 -30 0.010 0.6039 0.5894 
-60 -30 -0.010 0.6039 0.5894 
-90 -90 0.001 0.3545 0.3593 
-90 -90 -0.001 0.3545 0.3593 
-90 -90 0.005 1.7727 1.7959 
-90 -90 -0.005 1.7727 1.7959 
-90 -90 0.010 3.5454 3.5907 
-90 -90 -0.010 3.5454 3.5907 
Current Signal 
500 0 0.001 0.0294 0.0299 
500 0 -0.001 0.0294 0.0299 
500 0 0.005 0.1468 0.1495 
500 0 -0.005 0.1468 0.1495 
500 0 0.010 0.2936 0.2990 
500 0 -0.010 0.2936 0.2990 
1000 30 0.001 0.0326 0.0331 
1000 30 -0.001 0.0326 0.0331 
1000 30 0.005 0.1631 0.1656 
1000 30 -0.005 0.1631 0.1656 
1000 30 0.010 0.3262 0.3312 
1000 30 -0.010 0.3262 0.3312 
2000 90 0.001 0.0349 0.0352 
2000 90 -0.001 0.0349 0.0352 
2000 90 0.005 0.1746 0.1762 
2000 90 -0.005 0.1746 0.1762 
2000 90 0.010 0.3492 0.3525 
2000 90 -0.010 0.3492 0.3525 
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In Table 6-7 and 6-8, the effect of fault starting time error on the performance of the both 
algorithms is investigated. In table 6-7, results corresponding to 65 Hz fundamental 
frequency are presented. In Table 6-8, results corresponding to 55 Hz fundamental 
frequency are presented. In Table 6-7 and 6-8, ±1.0416 ms and ±2.0833 ms errors in 
faults starting time have been considered. The TVE values for Algorithm A increase with 
increasing fault starting time error whereas the TVE values for Algorithm B remain close 
to zero. From Table 6-7 and 6-8, it is evident that the performance of the Algorithm A 
gets affected by the errors in the fault-starting times; whereas performance of Algorithm 
B does not get affected by the time error. Performance of Algorithm B is practically 
independent of error in fault starting time. This is a significant improvement over 
Algorithm A. 
In transmission systems, harmonics usually appear in the current and voltage signals after 
the fault starts. In Table 6-9, effect of 3
rd
, 4
th
, 5
th
, 6
th
, 7
th
 and 8
th
 harmonics together has 
been evaluated. It is assumed that the harmonics appear after the fault only. In Table 6-9, 
results are presented for 5% and 10% THD values. The TVE values of table 6-9 do not 
change with the amount of step changes when THD value (combination of harmonics) 
remains fixed. In Table 6-9, the TVE values of Algorithm A are close to the TVE values 
of Algorithm B. So, the proposed algorithms perform similarly in presence of harmonics. 
From Table 6-9 it is also evident that the TVE values increase with increasing THD. 
Ideally, synchrophasor estimation algorithms should block all the harmonics. But, 
existing synchrophasor estimation algorithms cannot fully block the harmonics if the 
harmonics are present in a section of the estimation window. As a result, calculated XFT 
and ΔX values have some harmonic influences in it. The harmonic influence on XFT and 
ΔX increase the estimation errors for fault synchrophasors. Proposed algorithms A and B 
would give better results if synchrophasor estimation filter with better harmonic rejection 
property is designed and used. 
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Table 6-7: Effect of error in fault-initiation time estimation 
Fundamental Frequency 65 Hz  
    Step changes due to  faults 
 
TVE 
(Computed for the fault phasor) 
ksx 
(%) 
ksa 
(degrees) 
Fault 
Starting 
Time Error 
(ms) 
Algorithm A Algorithm B 
Voltage Signal 
-80 30 0 2.1e-012 5.9e-013 
-80 30      1.0416 2.88 5.9e-013 
-80 30    -1.0416 14.75 5.9e-013 
-80 30 2.0833 17.06 5.9e-013 
Current Signal 
2000 45 0 1.3e-013 9.9e-014 
2000 45 1.0416 4.07 9.9e-014 
2000 45 -1.0416 2.53 9.9e-014 
2000 45 -2.0833 2.29 9.9e-014 
 
Table 6-8: Effect of error in fault-initiation time estimation 
Fundamental Frequency 55 Hz  
    Step changes due to faults TVE 
(Computed for the fault phasor) 
ksx 
(%) 
ksa 
(degrees) 
Fault 
Starting 
Time Error 
(ms) 
Algorithm A Algorithm B 
Voltage Signal 
-80 30 0     2.4e-013 5.9e-013 
-80 30      1.0416       2.97 5.9e-013 
-80 30    -1.0416     13.33 5.9e-013 
-80 30 2.0833     13.52 5.9e-013 
Current Signal 
2000 45 0 7.8e-014 9.9e-014 
2000 45 1.0416 4.21 9.9e-014 
2000 45 -1.0416 2.97 9.9e-014 
2000 45 -2.0833 6.49 9.9e-014 
  
 
192 
 
Table 6-9: Effect of fault induced harmonics  
3rd + 4th + 5th + 6th + 7th 8th Harmonics together with the 
fundamental frequency 
    Step changes due to  faults 
with harmonics 
 
TVE 
(Computed for the fault phasor) 
ksx 
(%) 
ksa 
(degrees) 
Harmonic 
THD (%) 
   Algorithm A Algorithm B 
Voltage Signal 
-10 0 5 0.3080 0.2922 
-60 30 5 0.3080 0.2922 
-90 90 5 0.3080 0.2922 
-10 0 10 0.6159 0.5845 
-60 30 10 0.6159 0.5845 
-90 90 10 0.6159 0.5845 
Current Signal 
500 0 5 0.3080 0.2922 
1000 30 5 0.3080 0.2922 
2000 90 5 0.3080 0.2922 
500 0 10 0.6159 0.5845 
1000 30 10 0.6159 0.5845 
2000 90 10 0.6159 0.5845 
 
6.3.1.2 Fractional Cycle Fault Data in the Estimation Window 
Till now, results have been presented assuming presence of one fundamental cycle (60 
Hz) of fault data in the estimation window. The sampling frequency is 960 samples/s. 
The estimation window contains 4-cycle (64 samples) fault data. RCF filter is used for 
the synchrophasor estimation. In this section, performances of the proposed algorithms 
have been evaluated assuming presence of fractional cycle fault data in the estimation 
window. In Table 6-10, 6-11 and 6-12, TVE values of extracted fault synchrophasors are 
presented for fractional cycle fault data (75% and 50% of a fundamental cycle of 60 Hz). 
Table 6-10 presents results for 60 Hz; Table 6-11 presents results for 55 Hz and Table 6-
12 presents results for 65 Hz. The TVE values are almost 0% in Table 6-10, 6-11 and 6-
12.  
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Table 6-10: Effect of fractional cycle fault data in the estimation window when 
frequency is 60 Hz 
    Step changes due to  faults TVE 
(Computed for the fault 
phasor) 
Amount of fault samples 
in the estimation 
window 
ksx 
(%) 
ksa 
(degrees) 
  Algorithm A Algorithm B 
 
 
 
75% of a fundamental 
cycle of 60 Hz 
Voltage Signal 
-10 -30 3.9e-013 3.9e-013 
-40 -60 1.1e-013 9.5e-013 
-90 -90 1.1e-012 5.6e-012 
Current Signal 
1000 -30 3.7e-014 4.3e-014 
1500 -60 1.1e-013 7.2e-014 
2500 -90 9.2e-014 1.6e-013 
 
 
50% of a fundamental 
cycle of 60 Hz 
Voltage Signal 
-10 -30 1.2e-012 1.4e-012 
-40 -60 1.7e-012 7.7e-013 
-90 -90 1.4e-011 2.8e-011 
Current Signal 
1000 -30 1.8e-013 1.5e-013 
1500 -60 7.6e-014 4.9e-013 
2500 -90 1.6e-013 1.6e-013 
 
 
Table 6-11: Effect of fractional cycle fault data in the estimation window when 
frequency is 55 Hz 
    Step changes due to  faults TVE 
(Computed for the fault phasor) 
Amount of fault samples in 
the estimation window 
ksx 
(%) 
ksa 
(degrees) 
  Algorithm A Algorithm B 
 
 
 
75% of a fundamental 
cycle of 60 Hz 
Voltage Signal 
-10 -30 1.0e-012 2.4e-012 
-40 -60 1.1e-012 2.9e-012 
-90 -90 1.7e-012 9.7e-012 
Current Signal 
1000 -30 5.8e-014 8.9e-014 
1500 -60 4.3e-014 9.1e-014 
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2500 -90 6.4e-014 8.1e-014 
 
 
50% of a fundamental 
cycle of 60 Hz 
Voltage Signal 
-10 -30 3.6e-013 1.5e-012 
-40 -60 3.5e-012 2.3e-012 
-90 -90 6.9e-013 2.1e-011 
Current Signal 
1000 -30 1.2e-013 2.2e-013 
1500 -60 4.3e-014 2.5e-013 
2500 -90 1.3e-013 3.1e-013 
 
 
Table 6-12: Effect of fractional cycle fault data in the estimation window when 
frequency is 65 Hz 
    Step changes due to  faults TVE 
(Computed for the fault 
phasor) 
Amount of fault samples 
in the estimation 
window 
ksx 
(%) 
ksa 
(degrees) 
  Algorithm A Algorithm B 
 
 
 
75% of a fundamental 
cycle of 60 Hz 
Voltage Signal 
-10 -30 2.1e-013 1.1e-012 
-40 -60 5.5e-013 1.2e-012 
-90 -90 1.7e-012 1.1e-011 
Current Signal 
1000 -30 1.0e-014 4.1e-014 
1500 -60 1.2e-013 1.2e-013 
2500 -90 6.1e-014 1.3e-013 
 
 
50% of a fundamental 
cycle of 60 Hz 
Voltage Signal 
-10 -30 2.6e-013 5.0e-012 
-40 -60 2.5e-012 2.2e-012 
-90 -90 8.8e-012 5.5e-012 
Current Signal 
1000 -30 3.7e-014 1.7e-013 
1500 -60 7.5e-014 1.6e-013 
2500 -90 2.0e-013 1.8e-013 
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In power systems, fault may occur as soon as a line/bus is brought in to operation.  This 
may lead to similar situation depicted in Figure 6.6. In Figure 6.6, pre-fault voltage is 
‘Zero’ as the line was ‘open’. The proposed algorithms are also applicable for this type of 
situation. In Table 6-13, results are presented assuming ‘Zero’ pre-fault signals. In this 
case, X is assumed to be ‘Zero’. So, equation (6.3) can be written as: 
fX X    
 The TVE values are almost 0% in Table 6-13. From Table 6-13, it is evident that the 
proposed algorithms perform satisfactorily during ‘Zero’ pre-fault signals. 
 
 
Figure 6.6: ‘Zero’ pre-fault signal 
 
 
 
 
 
196 
 
Table 6-13: Performance during ‘Zero’ pre-fault signal 
    Step changes 
during  faults 
TVE 
(Computed for the fault 
synchrophasor) 
ksx 
(%) 
ksa 
(degrees) 
   Algorithm A Algorithm B 
Voltage Signal 
-10 0 0 1.8e-014 
-40 -30   6.3e-014 6.0e-014 
-90 45   8.8e-014 8.9e-014 
Current Signal 
1000 0 0 2.3e-014 
1500 -30   5.2e-014 4.9e-014 
2000 45   8.5e-014 6.9e-014 
 
6.3.1.3 Effect of Synchrophasor Estimation Filter 
The values of XFT and ΔX of (6.3) depends on the characteristics of the synchrophasor 
estimation filters.  In this section, the effects of filter characteristics on the accuracies of 
the extracted fault synchrophasors are investigated. Two different filters have been 
considered here.  In Table 6-14 and 6-15 results are presented for the M class filter of 
[14] and the RCF filter of [52]. It is to be noted that all the previous results of this chapter 
are obtained using RCF filer. In Table 6-14, TVE values computed by the Algorithm A 
are presented considering 3
rd
, 4
th
, 5
th
, 6
th
, 7
th
 and 8
th
 harmonics together. In Table 6-14 
results are given for two different (55 and 10%) THD values. All previous results of this 
chapter are obtained assuming presence of 1 cycle of fault data in the estimation window. 
In Table 6-14 results are also presented assuming presence of 1, 0.75 and 0.5 
fundamental cycle (60 Hz) of fault data in the estimation window. From Table 6-14 it is 
evident that the TVE values are not same for both the filters. The TVE values of RCF 
filter are larger than the TVE values of M class filter. The results of Table 6-14 signify 
that the results of Table 6-9 can be improved by using a better filter. In Table 6-15, 
performances of both the filters have been compared considering error in frequency 
estimation. In Table 6-15, the TVE values of extracted fault synchrophasors are presented 
for ±0.001, ±0.005 and ±0.01 Hz frequency errors. The TVE values of M class filters are 
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larger than the TVE values of RCF filter in Table 6-15. The results of Table 6-14 and 6-
15 signify that the accuracy of extracted synchrophasor also depends on the 
synchrophasor estimation filter characteristics. So, the performance of Algorithm A and 
B can be improved by using better synchrophasor estimation filter. 
 
Table 6-14: Effect of synchrophasor estimation filter in presence of harmonics 
3rd + 4th + 5th + 6th + 7th 8th Harmonics together with the fundamental frequency 
   Algorithm A 
    Step changes due to  faults with harmonics 
 
TVE 
(Computed for the fault phasor) 
Amount of fault 
samples in the 
estimation window 
ksx 
(%) 
ksa 
(degrees) 
Harmonic 
THD (%) 
M class filter of 
[14] 
RCF Filter 
[52] 
 
 
 
 
 
One fundamental 
cycle of 60 Hz 
Voltage Signal 
-10 0 5 0.1927 0.3080 
-60 30 5 0.1927 0.3080 
-90 90 5 0.1927 0.3080 
-10 0 10 0.3853 0.6159 
-60 30 10 0.3853 0.6159 
-90 90 10 0.3853 0.6159 
Current Signal 
500 0 5 0.1927 0.3080 
1000 30 5 0.1927 0.3080 
2000 90 5 0.1927 0.3080 
500 0 10 0.3853 0.6159 
1000 30 10 0.3853 0.6159 
2000 90 10 0.3853 0.6159 
 
 
 
 
 
0.75% of one 
fundamental cycle of 
60 Hz 
Voltage Signal 
-10 0 5 0.3272 0.8497 
-60 30 5 0.3272 0.8497 
-90 90 5 0.3272 0.8497 
-10 0 10 0.6544 1.6993 
-60 30 10 0.6544 1.6993 
-90 90 10 0.6544 1.6993 
Current Signal 
500 0 5 0.3272 0.8497 
1000 30 5 0.3272 0.8497 
2000 90 5 0.3272 0.8497 
500 0 10 0.6544 1.6993 
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1000 30 10 0.6544 1.6993 
2000 90 10 0.6544 1.6993 
 
 
 
 
 
0.50% of one 
fundamental cycle of 
60 Hz 
Voltage Signal 
-10 0 5 0.5055 0.6113 
-60 30 5 0.5055 0.6113 
-90 90 5 0.5055 0.6113 
-10 0 10 1.0110 1.2227 
-60 30 10 1.0110 1.2227 
-90 90 10 1.0110 1.2227 
Current Signal 
500 0 5 0.5055 0.6113 
1000 30 5 0.5055 0.6113 
2000 90 5 0.5055 0.6113 
500 0 10 1.0110 1.2227 
1000 30 10 1.0110 1.2227 
2000 90 10 1.0110 1.2227 
 
Table 6-15: Effect of frequency error considering different synchrophasor 
estimation filters 
Fundamental Frequency 60 Hz 
Algorithm A 
    Step changes due to faults TVE 
(%) 
Amount of fault samples in the 
estimation window 
ksx 
(%) 
ksa 
(degrees) 
Frequency 
Error (Hz) 
M class 
filter of 
[14] 
RCF Filter 
[52] 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Voltage Signal 
-10 0 0.001 0.0017 0.0039 
-10 0 -0.001 0.0017 0.0039 
-10 0 0.005 0.0087 0.0194 
-10 0 -0.005 0.0087 0.0194 
-10 0 0.010 0.0173 0.0388 
-10 0 -0.010 0.0173 0.0388 
-60 -30 0.001 0.0256 0.0595 
-60 -30 -0.001 0.0256 0.0595 
-60 -30 0.005 0.1278 0.2973 
-60 -30 -0.005 0.1278 0.2973 
-60 -30 0.010 0.2557 0.5946 
-60 -30 -0.010 0.2557 0.5946 
-90 -90 0.001 0.1483 0.3507 
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One fundamental cycle of 60 Hz -90 -90 -0.001 0.1483 0.3507 
-90 -90 0.005 0.7416 1.7533 
-90 -90 -0.005 0.7416 1.7533 
-90 -90 0.010 1.4831 3.5067 
-90 -90 -0.010 1.4831 3.5067 
Current Signal 
500 0 0.001 0.0123 0.0291 
500 0 -0.001 0.0123 0.0291 
500 0 0.005 0.0613 0.1456 
500 0 -0.005 0.0613 0.1456 
500 0 0.010 0.1225 0.2913 
500 0 -0.010 0.1225 0.2913 
1000 30 0.001 0.0137 0.0320 
1000 30 -0.001 0.0137 0.0320 
1000 30 0.005 0.0683 0.1602 
1000 30 -0.005 0.0683 0.1602 
1000 30 0.010 0.1367 0.3205 
1000 30 -0.010 0.1367 0.3205 
2000 90 0.001 0.0155 0.0353 
2000 90 -0.001 0.0155 0.0353 
2000 90 0.005 0.0776 0.1763 
2000 90 -0.005 0.0776 0.1763 
2000 90 0.010 0.1553 0.3527 
2000 90 -0.010 0.1553 0.3527 
 
6.3.1.4 PSCAD Simulations with Anti-aliasing Filtering 
In PMU, voltage/current samples are usually passed through anti-aliasing filter before 
computing synchrophasors.  So, synchrophasors X and XFT are actually computed over 
anti-alias filtered samples. In this section, performances of the proposed algorithms have 
been studied for 3-phase voltage signals obtained from a 27 bus PSCAD simulation 
model [28]. The parameters of the 27 bus system are given in Appendix A .The sampling 
rate is 3840 samples/s. The PSCAD signals are filtered through a 4th order Butterworth 
filter for anti-aliasing filtering. A 7.4 cycles (477 samples) long synchrophasor estimation 
filter has been used. This filter has characteristics similar to the reference filter given in 
IEEE standard [14]. In Figure 6.7, a time window of 477 voltage samples (after anti-
aliasing filtering) is presented. The proposed algorithms have been applied on the fault 
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transient synchrophasors computed over voltage waveforms of Figure 6.7 to extract the 
fault voltage synchrophasors. In Figure 6.7, the voltage samples are numbered with 0
th
 
sample at the center. The fault takes place at the 175th sample of the time window of 
Figure 6.7. One cycle of fault data is present in Figure 6.7. For algorithm B, ‘Zero 
forcing’ is applied from 171 to 206th  sample (not shown) of Figure 6.7. By using ‘Zero 
forcing’, majority of the fault induced transients are blocked during synchrophasor 
estimation. The 171 is chosen to accommodate any error in fault start time.  
 
 
Figure 6.7: A 7.4-cycle window of 3-phase PSCAD voltage samples (after anti-
aliasing filtering) 
 
Fault voltage synchrophasors are extracted using the proposed algorithms. In Figure 6.8, 
the time domain representation of the extracted phase A fault voltage synchrophasor is 
presented along with the phase A voltage signal of PSCAD simulation. It is to be noted 
that: 
 Phase A fault synchrophasor computed using Algorithm A, B closely follows 
the original phase-A PSCAD signal. 
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 Phase A fault synchrophasor computed using Algorithm A is more influenced 
by the fault induced transients. Algorithm B mostly follows the less noisy 
portion of the phase A fault voltage. 
 Phasor A fault synchrophasor computed by Algorithm B is less influenced by 
the fault induced transients. Algorithm B calculates the fault synchrophasor 
using the less noisy portion of the original PSCAD signal. So, Algorithm B is 
more immune to fault induced transients than Algorithm A. 
In Figure 6.9 and 6.10, time domain representations of phase B and C fault 
synchrophasors are presented. From Figure 6.9 and 6.10, it is evident that fault 
synchrophasors computed by Algorithm B are less influenced by the fault induced 
transient. Algorithm B computes fault synchrophasor using the portion of the PSCAD 
signal which contains lesser amounts of transients. The TVE values have not been 
computed for Figure 6.8, 6.9 and 6.10 because the original fault synchrophasor cannot be 
accurately known for the PSCAD voltage signals. 
 
 
Figure 6.8: Time domain representation of fault voltage synchrophasor of phase A 
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Figure 6.9: Time domain representation of fault voltage phasor of phase B 
 
 
 
Figure 6.10: Time domain representation of fault voltage phasor of phase C 
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6.3.1.5 Computational Requirements 
The proposed algorithms are non-iterative in nature. In (6.10) and (6.14), only complex 
multiplications and additions are required to compute ‘H’, ‘S’, ‘U’ and ‘V’ coefficients. 
Apart from multiplications and additions, equations (6.10) and (6.14) also require a 2×2 
matrix inversion. To reduce computational burden, these coefficients can be calculated 
and stored offline. Proposed algorithms are mainly used in PDCs. Normally, PDCs use 
high performance computers. In addition, performance enhancing techniques can be used 
in PDCs to reduce the computational time.  
 
6.3.2 Performance of Type 1 Fault Transient Synchrophasor 
Detection Method 
Algorithm A and B extract fault synchrophasors from Type 1 fault transient 
synchrophasors. In section 6.1.1 a method has been proposed to detect Type 1 fault 
transient synchrophasors in PMUs. The performance of that proposed method is 
discussed here. The sampling rate considered for synchrophasor estimation is 960 
samples/s. The synchrophasor estimation window contains 65 samples. In (6.2), the 
values of S1L and S1R have been compared to detect Type 1 fault transient synchrophasors. 
If S1L is much smaller than S1R in a fault transient current synchrophasor estimation 
window, then the fault transient current synchrophasor is a Type 1 fault current transient 
synchrophasor. Using a threshold c1, the condition (6.2) can be re-written as follows. 
A fault transient current synchrophasor can be detected as Type 1 fault transient current 
synchrophasor if: 
1 1 1R LS S c  ;     where c1 > 0                                                                                     (6.15)                                                                       
The choice of c1 is a design issue. The value of c1 should be chosen depending on the 
expected steady state and fault current magnitudes. If the value of c1 is too small then the 
proposed method may wrongly detect other types of fault transient synchrophasors as 
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Type 1 fault transient synchrophasors. On the contrary, if the value of c1 is large then the 
proposed method may fail to detect Type 1 fault transient synchrophasors at smaller step 
changes. 
The variable FTY1 has been used to flag the Type 1 fault transient synchrophasors. The 
variable FTY1 is set in the following way: 
 
FTY1= 1 or ‘Yes’, if the synchrophasor is a Type 1 fault transient synchrophasor 
FTY1=0 or ‘No’, if the synchrophasor is not a Type 1 fault transient synchrophasor 
Following parameters have been used in the simulations: 
N=65; c1=10; Xm (synchrophasor magnitude) =1; 
6.3.2.1 Performance during Steady State 
In Table 6-16, 6-17 and 6-18, results are presented for estimation windows consisting of 
3 phase steady state current waveforms. Table 6-16 presents results for 60 Hz 
fundamental frequency. Table 6-17 presents results for 65 Hz fundamental frequency. 
Table 6-17 presents results for 55 Hz fundamental frequency. Both noisy and noiseless 
conditions are studied in Table 6-16, 6-17 and 6-18. The values of S1L and S1R are 
computed and presented for an estimation window. Two noise levels 30 and 40 db are 
considered in Table 6-16, 6-17 and 6-18. In Table 6-16, 6-17 and 6-18, the difference of 
S1R and S1L remains below the threshold value 10 A for all the estimation windows. The 
proposed method correctly decides that the estimation windows of Table 6-16, 6-17 and 
6-18 are not Type 1 fault transient synchrophasor estimation windows. The results of 
Table 6-16, 6-17 and 6-18 signify that the proposed method performs satisfactorily for 
steady state current waveforms considering different noise levels and fundamental 
frequencies. 
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Table 6-16: Performance for 3 phase noisy current waveforms at nominal frequency 
Frequency = 60 Hz 
 
Phase of Current 
SNR 
(db) 
Values of S1L and S1R for the 
Estimation Window 
 
Flag 
FTY1 
S1L     (A) S1R      (A) 
Phase A Noiseless 10.05 10.05 No 
 Phase B Noiseless 10.23 10.23 No 
Phase C Noiseless 10.23 10.23 No 
Phase A 40 10.07 10.03 No 
Phase B 40 10.20 10.21 No 
Phase C 40 10.23 10.23 No 
Phase A 30 10.09 10.02 No 
Phase B 30 10.20 10.26 No 
Phase C 30 10.27 10.24 No 
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Table 6-17: Performance for 3 phase noisy current waveforms at 65 Hz 
Frequency = 65 Hz 
 
Phase of Current 
SNR 
(db) 
Values of S1L and S1R for the 
Estimation Window 
 
Flag 
FTY1 S1L     (A) S1R      (A) 
Phase A Noiseless 10.61 9.9971 No 
 Phase B Noiseless 9.99 10.6058 No 
Phase C Noiseless 10.09 10.09 No 
Phase A 30 10.59 9.88 No 
Phase B 30 9.97 10.16 No 
Phase C 30 9.97 10.59 No 
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Table 6-18: Performance for 3 phase noisy current waveforms at 55 Hz 
Frequency = 55 Hz 
 
Phase of Current 
SNR 
(db) 
Values of S1L and S1R for the 
Estimation Window 
 
Flag 
FTY1 
S1L     (A) S1R      (A) 
Phase A Noiseless 9.79 10.9451 No 
 Phase B Noiseless 9.95 9.95 No 
Phase C Noiseless 10.94 9.79 No 
Phase A 30 9.81 10.01 No 
Phase B 30 10.06 10.82 No 
Phase C 30 10.88 9.72 No 
 
In Table 6-19, results are presented for various harmonics. In Table 6-19, the values of 
S1L and S1R are computed and presented for 2
nd
 to 8
th
 harmonics. The THD value is kept 
constant at 10 %. In Table 6-19, the difference of S1R and S1L remains below the threshold 
value 10 A for all the investigated harmonics. As a result, all the estimation windows of 
Table 6-19 are flagged as ‘No’. The proposed method correctly decides that the 
estimation windows of Table 6-19 are not Type 1 fault transient synchrophasor 
estimation windows. The results of Table 6-19 signify that the proposed method performs 
satisfactorily in presence of harmonics. 
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Table 6-19: Presence in presence of harmonics 
Frequency = 60 Hz 
Harmonics THD 
(%) 
Values of S1L and S1R for the 
Estimation Window 
 
Flag 
FTY1 S1L     (A) S1R      (A) 
2 10 10.25 10.25 No 
3 10 9.75 9.75 No 
4 10 10.25 10.25 No 
5 10 10.19 10.19 No 
6 10 10.25 10.25 No 
7 10 10.01 10.01 No 
8 10 10.25 10.25 No 
 
6.3.2.2 Performance during System Dynamics 
In this section, performance of the proposed method is evaluated for various system 
dynamics. In Table 6-20, results are presented for oscillating current waveforms. In Table 
6-20, the values of S1L and S1R are presented for both noiseless and noisy waveforms. The 
modulation frequency is varied from 0.1 to 5 Hz. In Table 6-20, the difference of S1R and 
S1L remains below the threshold value 10 A for all the modulation frequencies. As a 
result, all the estimation windows of Table 6-20 are flagged as ‘No’. The proposed 
method correctly decides that the estimation windows of Table 6-20 are not Type 1 fault 
transient synchrophasor estimation windows. The results of Table 6-20 signify that the 
proposed method performs satisfactorily in presence of noisy and noiseless oscillations. 
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Table 6-20: Performance during oscillations 
Xm=1; kx=10%; ka=10%; ωo=60 
Modulation 
Frequency      
(Hz) 
SNR 
(db) 
Values of S1L and S1R for the 
Estimation Window  
 
Flag 
FTY1 
S1L     (A) S1R      (A) 
0.1 Noiseless 11.2245 11.2238 No 
0.1 30 11.2236 11.2213 No 
0.5 Noiseless 11.2242 11.2060 No 
0.5 30 11.2191 11.2318 No 
2 Noiseless 11.2194 10.9374 No 
2 30 11.2259 10.8842 No 
3 Noiseless 11.2131 10.6058 No 
3 30 11.1916 10.6010 No 
5 Noiseless 11.1928 9.8590 No 
5 30 11.2271 9.8847 No 
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In Table 6-21, results are presented considering frequency ramp situation. In Table 6-21, 
the values of S1L and S1R are presented for both noiseless and noisy waveforms. The ramp 
rates considered in Table 6-21 are ±0.5 and ±1 Hz/s. In Table 6-21, the difference of S1R 
and S1L remains below the threshold value 10 A for all the investigated ramp rates. As a 
result, all the estimation windows of Table 6-21 are flagged as ‘No’. The proposed 
method correctly decides that the estimation windows of Table 6-21 are not Type 1 fault 
transient synchrophasor estimation windows. The results of Table 6-21 signify that the 
proposed method performs satisfactorily in presence of noisy and noiseless frequency 
ramping situations. 
 
Table 6-21: Performance during frequency ramping 
Ramp rate      
(Hz/s) 
SNR 
(db) 
Values of S1L and S1R for the 
Estimation Window 
 
Flag 
FTY1 
S1L     (A) S1R      (A) 
+0.5 Noiseless 10.0553   10.0679 No 
+0.5 30 10.1028 10.0687 No 
-0.5 Noiseless 10.0546 10.0626 No 
-0.5 30 10.1165   10.0647 No 
+1 Noiseless 10.0560 10.0809 No 
+1 30 10.1096 10.1151 No 
-1 Noiseless 10.0545 10.0702 No 
-1 30 10.1303 10.0592 No 
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6.3.2.3 Performance during Faults 
In this section, the proposed algorithm is applied on fault transient synchrophasor 
estimation windows. Suppose, a C.T is measuring currents in one end of a transmission 
line. Fault takes place in some other transmission line. The fault is cleared by a 3-cycle 
circuit breaker. Pre-fault current is 1 p.u and fault current is 3 p.u. Post fault current goes 
back to pre-fault value 1 p.u. Five synchrophasor estimation windows consisting pre-
fault, post-fault and fault currents are shown in Figure 6.11. The step changes of 
magnitudes and phase angles of Figure 6.11 are modeled using (2.17). Fault starting time 
varies in all the estimation windows of Figure 6.11. Decaying DC is not included in 
Figure 6.11. 
The proposed algorithm is applied on the five estimation windows of Figure 6.11. The 
window 1 of Figure 6.11 is a Type 1 fault transient synchrophasor estimation window. 
The window 2 of Figure 6.11 is a Type 1 fault transient synchrophasor estimation 
window. The window 3 of Figure 6.11 is a Type 3 fault transient synchrophasor 
estimation window as it contains pre-fault, fault and post fault samples. The window 4 of 
Figure 6.11 is a also Type 3 fault transient synchrophasor estimation window as it 
contains pre-fault, fault and post fault samples. The window 5 of Figure 6.11 is a Type 2 
fault transient synchrophasor estimation window as it contains fault and post fault 
samples. The values of S1L and S1R are computed for all the estimation windows of Figure 
6.11 and presented in Table 6-22. In Table 6-22, the difference of S1R and S1L is greater 
than the threshold value 10 A for the window 1 and 2. As a result, the estimation 
windows 1 and 2 of Table 6-22 are flagged as ‘Yes’. The proposed method correctly 
decides that the estimation windows 1 and 2 of Table 6-22 are Type 1 fault transient 
synchrophasor estimation windows. In Table 6-22, the difference of S1R and S1L remains 
below the threshold value 10 A for the window 3, 4 and 5. As a result, the estimation 
windows 3, 4 and 5 of Table 6-22 are flagged as ‘No’. The proposed method correctly 
decides that the estimation windows 3, 4 and 5 of Table 6-22 are not Type 1 fault 
transient synchrophasor estimation windows. The results of Table 6-22 signify that the 
proposed method performs correctly for all the investigated scenario of Figure 6.11.  
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Figure 6.11: Fault transient synchrophasor estimation windows considering 3-cycle 
breaker  
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Table 6-22: Performance for fault transient current synchrophasor of Figure 6.11 
Step Change   ksx=300%; ksa=0  in (2.17) 
 
Window 
 
Values of S1L and S1R for the 
Estimation Window 
Flag  
 
FTY1 
S1L     (A) S1R      (A) 
1 10.0547 23.9886 Yes 
2 11.2027 40.2187 Yes 
3 25.1367 26.2847 No 
4 36.9493 16.0957 No 
5 23.9886 10.0547 No 
 
The amount of step changes during faults has impact on the difference of S1L and S1R. The 
performance of proposed algorithm during various amounts of magnitude and phase 
angle step changes is presented in Table 6-23. In Table 6-23, magnitude step changes are 
varied from 500% (5 p.u) to 2500% (25 p.u). Phase angle step changes are varied from 0 
degrees to -90 degrees. Estimation windows of Table 6-23 contain 3.5 cycles of pre-fault 
and 0.5 cycle of fault current samples. In Table 6-23, the difference of S1R and S1L is 
greater than the threshold value 10 A for all the investigated step changes. As a result, all 
the estimation windows of Table 6-23 are flagged as ‘Yes’. The proposed method 
correctly decides that the estimation windows of Table 6-23 are Type 1 fault transient 
synchrophasor estimation windows. The results of Table 6-23 signify that the proposed 
method performs satisfactorily for different amounts of step changes. 
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Table 6-23: Effect of different amount of step changes in currents 
Estimation Windows Contain 0.5 Cycle of Fault Current and 3.5 Cycles of Pre-
fault Current 
 
ksx 
(%) 
 
ksa 
(degree) 
Values of S1L and S1R for the Estimation 
Window 
Flag 
 
FTY1 
S1L     (A) S1R      (A) 
500 0 10.0547 35.1914 Yes 
500 -90 10.0547 35.1914 Yes 
1000 0 10.0547 60.3281 Yes 
1000 -90 10.0547 60.3281 Yes 
1500 0 10.0547 85.4648 Yes 
1500 -90 10.0547 85.4648 Yes 
2500 0 10.0547   135.7382 Yes 
2500 -90 10.0547 135.7382 Yes 
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In Table 6-24, the effect of threshold value c1 on the detection performance is presented. 
The results of Table 6-24 are obtained by assuming 3.5 cycles of pre-fault current and 0.5 
cycle of fault current. In Table 6-24, three threshold values 10, 15 and 40 have been 
considered. The amount of phase angle step change is kept fixed at 0 degree and the 
amount of magnitude step change is varied from 500% to 2500%. In Table 6-24, the 
proposed method makes correct detection for 500% step change when the threshold 
values are 10 and 15 A. However, the proposed method makes wrong detection for 500% 
step change when the threshold value is 40 A. In Table 6-24, the proposed method makes 
correct detection for 600% step change when the threshold values are 10 and 15 A. 
However, the proposed method makes wrong detection for 600% step change when the 
threshold value is 40 A. In Table 6-24, the proposed method makes correct detection for 
700% step change when the threshold values are 10 and 15 A. However, the proposed 
method makes wrong detection for 700% step change when the threshold value is 40 A. 
The proposed method makes correct detections for the threshold values 10, 15 and 40 A 
when 800% step change occurs.  
From Table 6-24, it can be concluded that: 
 Smaller threshold value helps to make correct detection of Type 1 fault transient 
synchrophasors even at smaller step changes.  
 Larger threshold value may lead to wrong detection of Type 1 fault transient 
synchrophasors at smaller step changes.  
Additional results regarding the Type 1 fault transient synchrophasor detection are 
presented in Appendix D. 
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Table 6-24: Effect of threshold values on the Type 1 fault transient synchrophasor detection 
Estimation Windows Contain 0.5 Cycle of Fault Current and 3.5 Cycles of Pre-fault 
Current 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for an 
Estimation Window 
Threshold Flag 
FTY1 
S1L     (A) S1R      (A) 
500 0 10.0547 35.1914 10 Yes 
500 0 10.0547 35.1914 15 Yes 
500 0 10.0547 35.1914 40 No 
600 0 10.0547 40.2187 10 Yes 
600 0 10.0547 40.2187 15 Yes 
600 0 10.0547 40.2187 40 No 
700 0 10.0547 45.2461 10 Yes 
700 0 10.0547 45.2461 15 Yes 
700 0 10.0547 45.2461 40 No 
800 0 10.0547 50.2734 10 Yes 
800 0 10.0547 50.2734 15 Yes 
800 0 10.0547 50.2734 40 Yes 
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6.4 Application Areas of Algorithm A &B 
From the above discussion it can be said that the Algorithm A is mainly suitable for 
situations when fault starting time is accurately known and the effects of fault transients 
are very less. Algorithm A is simpler than Algorithm B. Algorithm A does not require 
any change at the PMU. So, Algorithm A is also suitable for situations when modification 
of synchrophasor estimation algorithm is not possible at the PMU. The results of previous 
simulations prove the robust performance of Algorithm B in presence of fault induced 
transients and inaccurate fault starting time. However, Algorithm B is more complex than 
Algorithm A. So, Algorithm B is suitable for situations when modification of 
synchrophasor estimation algorithm is possible at the PMU. 
 
6.5 Application of Algorithm A & B in Fault Location 
Applications 
The performance of algorithm A and B in the fault location application is demonstrated 
using a two machines system (Figure 6.12). This system is taken from [131].  The 
parameters of the two bus system of Figure 6.12 are given in Appendix B. A single phase 
to ground (A-G) fault is created on the transmission line at a distance 40% from Bus 1. 
This fault is cleared in 0.05 s by the circuit breakers.  
 
 
Figure 6.12: Two bus system [131] 
218 
 
The method specified in [132] is used for finding the fault location. The algorithm [132] 
uses one end voltage and current data for locating the fault. In [132], the distance to fault 
is given by following equation [132]:  
 
"
1 1
"
1 1
Im( *)
Im( *)
bus bus
F
bus bus
V I
D
zI I



                                                                                                 (6.16) 
 
Where,
bus1
bus1
"
bus1
V Voltage at bus 1
I  Current from bus 1 towards bus 2
I * Current difference between pre-fault and after-fault (fault component current)
Im Imaginarycomponent
* =Conjugatecomponent




 
 
In Figure 6.13, four cycle long synchrophasor estimation window consisting of pre-fault 
and fault samples is presented. The waveforms of Figure 6.13 are obtained using 20 Ω 
fault resistance. The estimation window of Figure 6.13 contains approximately two 
cycles of pre-fault samples and 2 cycles of fault samples. RCF filter [52] has been used to 
compute the Type 1 fault transient synchrophasors corresponding to the window ‘W’ of 
Figure 6.13.  It is to be noted that the phase A fault current contain decaying DC. No 
separate decay DC removal has been used while estimating the synchrophasors. So, the 
estimated synchrophasors will have influence of decaying DC components. Results of 
this section will also show the effectiveness of Algorithm A and B in presence of 
decaying DC. 
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Figure 6.13: Fault transient synchrophasor estimation window of Bus 1 
 
Algorithm A extracts fault synchrophasors from the fault transient synchrophasors 
computed over waveforms of Figure 6.13.  Algorithm B requires ‘zero forcing’. In Figure 
6.14, ‘zero-forced’ phase A current synchrophasor estimation window is presented. In the 
estimation window ‘W’, phase A current samples spanning 2 fundamental cycles are 
forced to zero. Same ‘zero forcing’ is also applied on phase A voltage synchrophasor 
estimation window. Synchrophasors are computed over ‘zero-forced’ phase A voltage 
and current samples of window ‘W’. Algorithm B uses these ‘zero forced’ 
synchrophasors to compute the fault synchrophasors. 
The fault synchrophasors computed by Algorithm A and B are then used in (6.16) for 
fault locations. 
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Figure 6.14: ‘Zero forcing’ of phase A current waveform of Figure 6.13 
 
In Table 6-25, fault locations estimated using the fault transient synchrophasors and the 
fault synchrophasors (computed by algorithm A and B) are presented. At first, fault 
transient synchrophasors are directly used in the (6.16) equation to estimate the fault 
location. In this case, the estimated fault location is 64% of the total line length from bus 
1 while the actual fault location is 40% from bus 1. The error in fault location estimation 
is considerably large (24% of total line length) when fault transient synchrophasors are 
directly used. The error in fault location estimation decreases when fault synchrophasors 
computed by algorithm A and B are used. The estimated fault location is 30% when fault 
synchrophasors computed by Algorithm A are used. So, the error in fault location is 10% 
when Algorithm A is used. Presence of decaying DC in phase A current affects the 
performance of Algorithm A in Table 6-25. In this case, the fault location estimation 
error would decrease if decaying DC is removed before applying the synchrophasor 
estimation filter. The estimated fault location is 43% when fault synchrophasors 
computed by Algorithm B are used. In this case, the estimated fault location is very near 
to the actual fault location. The fault location estimation error is only 3% when fault 
synchrophasors computed by Algorithm B are used. In Table 6-25, the algorithm B 
performs satisfactorily even in presence of decaying DC.  
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Table 6-25: Performance comparison for A-G fault 
Fault type: A-G fault;  Fault resistance: 20 Ω 
Method Fault Location From Bus 1 
Estimated Fault Location with 
Respect to Total Line Length 
Actual Fault   
Location 
Directly using Fault 
Transient synchrophasor 
64%  
40% 
Algorithm A 30% 
Algorithm B 43% 
 
The effects of fault resistances on the estimated fault locations are shown in Table 6-26. 
In Table 6-26, results are presented considering 10, 5, 1 and 0.1 Ω fault resistances. In 
Table 6-26, the fault location error increases with decreasing fault resistances when fault 
transient synchrophasors are used directly. The fault location error increases to 29% of 
total line length for 0.1 Ω fault resistance when fault transient synchrophasors are used 
directly. In Table 6-26, the fault location error also increases for Algorithm A with 
decreasing fault resistances. The error in fault location increases to 13% of total line 
length for Algorithm A when fault resistances are 1 and 0.1 Ω. The magnitude of 
decaying DC component increases as fault resistance decreases. The increased amount of 
decaying DC affects the performance of Algorithm A. The Algorithm B uses ‘Zero 
forcing’ to block the effect of decaying components. As a result, the fault location error 
of Algorithm B does not increase with decreasing fault resistances in Table 6-26.  
The results of Table 6-25 and 6-26 signify that the fault transient synchrophasors can also 
be used in fault location applications. Algorithm A would give better results if decaying 
DC component is removed before estimating the synchrophasors. 
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Table 6-26: Performance comparison for various fault resistances 
Fault type: A-G fault 
Method Fault Location From Bus 1 
Estimated Fault Location 
with Respect to Total 
Line Length 
Actual Fault   
Location 
Fault resistance: 10 Ω 
Directly using Fault Transient 
synchrophasor 
66%  
40% 
Algorithm A 29% 
Algorithm B 43% 
Fault resistance: 5 Ω 
Directly using Fault Transient 
synchrophasor 
68%  
40% 
Algorithm A 28% 
Algorithm B 43% 
Fault resistance: 1 Ω 
Directly using Fault Transient 
synchrophasor 
69%  
40% 
Algorithm A 27% 
Algorithm B 42% 
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Fault resistance: 0.1 Ω 
Directly using Fault Transient 
synchrophasor 
69%  
40% 
Algorithm A 27% 
Algorithm B 42% 
 
6.6 Conclusion 
Fault transient synchrophasors are usually discarded and generally not used in the 
WAMS applications. In this chapter, two algorithms have been proposed to extract the 
fault synchrophasors from fault transient synchrophasors. The proposed algorithms are 
simple and non-iterative in nature. The performances of the proposed algorithms have 
been found satisfactorily during various amounts of step changes. The proposed 
algorithms achieve adequate accuracy in presence of noise, off-nominal frequencies, 
harmonics, and frequency estimation errors. The application areas of the proposed 
algorithms are also discussed. PSCAD signals have also been used to validate the 
performance of the proposed algorithms. The usefulness of the proposed algorithms has 
also been demonstrated for fault location applications. 
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Chapter 7  
 
 
 
7 Conclusions 
Synchrophasor technology is comparatively new in the area of power systems. This thesis 
is an attempt towards solving some of the problems faced by the WAMS systems. The 
problems addressed in this thesis belong to four sub-areas of WAMS. Algorithms and 
solutions have been proposed in this thesis to solve the problems chosen from the 
synchrophasor estimation, synchrophasor quality detection, synchrophasor 
communication and synchrophasor application area. 
Chapter 1 is the introduction of this thesis. In Chapter 1, an overview of the wide area 
measurement systems is presented. Chapter 1 also presents scope and motivation of this 
thesis. In Chapter 2, the accuracy requirements of the standard C37.118.1-2011 are 
presented. Chapter 2 also provides basics of compressive sampling theory and literature 
survey for this thesis. The content of this chapter helps in understanding the later 
chapters. Chapter 3 proposes a LES based synchrophasor estimation algorithm 
considering power system steady state, dynamic and protection requirements. The 
proposed algorithm is iterative in nature. The performance of the proposed algorithm is 
compared with five existing synchrophasor estimation algorithms. Chapter 4 proposes 
compressive sampling for synchrophasor communications. In Chapter 4, performance of 
CS is compared with the existing interpolation and compression techniques. Results are 
also presented to show that the power system dynamics can be captured with sub-Nyquist 
rate synchrophasors. In Chapter 5, an algorithm has been proposed to detect 
fault/switching transient synchrophasors. Results are presented to show the effectiveness 
of the proposed algorithm. In Chapter 6, two algorithms have been proposed which 
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compute fault synchrophasors from fault transient synchrophasors. Results are presented 
to show the effectiveness of the proposed algorithms.  
The conclusions of this thesis are as follows: 
 Currently, there is a lack of synchrophasor estimation algorithm which 
satisfies all the steady state and dynamic performance criteria of the IEEE 
Standard C37.118.1-2011 and which is suitable for protection applications. In 
Chapter 3, a simple synchrophasor estimation algorithm has been proposed 
considering power system steady state, dynamic conditions and protection 
requirements. The proposed algorithm is iterative in nature and is based on the 
conventional concept of phasors. It is shown that the proposed method 
satisfies the performance criteria of the IEEE Standard C37.118.1-2011. 
Performance of the proposed method has also been compared with the 
existing methods. The proposed algorithm outperforms most of the 
investigated algorithms during off-nominal frequencies and frequency ramp. 
The IEEE Standard C37.118.1-2011 does not specify any criteria for large 
disturbances, which is critical for protection applications. The proposed 
method performs satisfactorily in the presence of decaying DC and large 
disturbances. The proposed algorithm has lower response time and lower 
overshoot/undershoot value with respect to the existing algorithms during 
large disturbances. The proposed method is also found to perform 
satisfactorily in the presence of noise. The storage requirement of the 
proposed algorithm is modest and the computational cost is lower and 
comparable with the DFT based methods 
 In Chapter 4, areas of synchrophasor communication which can be improved 
by compressive sampling (CS) are identified. Results demonstrate that CS can 
be effective in reducing the bandwidth requirements of WAMS networks. 
Synchrophasors of different power system scenarios are considered. 
Mathematical models of different system dynamics are taken from IEEE 
Standard C37.118.1-2011. Results show that CS can reconstruct 
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synchrophasors with sufficient accuracies. Missing and bad data often pose 
challenges to the WAMS applications. It is shown that missing or bad data can 
be estimated in CS. It is demonstrated that CS performs satisfactorily in 
presence of noise. The performance of CS is compared with the existing 
interpolation and compression techniques. It is concluded that CS has multiple 
benefits over interpolation and compression methods in WAMS 
communication. In Chapter 4, CS is also used to reconstruct the signal 
dynamics at higher rates using synchrophasors reported at sub-Nyquist rate. 
This signifies that the sub-Nyquist reporting rates can also be useful in the 
dynamic monitoring applications. This cannot be achieved in the conventional 
interpolation theory due to aliasing. 
 Many synchrophasor applications are not designed to use fault/switching 
transient synchrophasors as inputs. There is a need of algorithm which can 
detect these transient synchrophasors. In Chapter 5, an algorithm is proposed 
to detect fault/switching transient synchrophasors. The proposed algorithm 
runs in Phasor Measurement Units (PMU). The proposed algorithm works 
satisfactorily during steady state, in presence of harmonics, decaying DC, 
oscillations and missing data. The proposed algorithm is able to detect larger 
or smaller step changes. The proposed algorithm performs better than the 
existing detection technique. The performance of the proposed algorithm is 
validated using PSCAD simulations. The proposed algorithm is simple, non-
iterative and needs lesser computations. 
 Fault transient synchrophasors are usually discarded and generally not used in 
the WAMS applications. In Chapter 6, two algorithms have been proposed to 
extract the fault synchrophasor from fault transient synchrophasors. The 
proposed algorithms are simple and non-iterative in nature. These algorithms 
are also applicable for time windows consisting of less than one fundamental 
cycle fault data. The performances of the proposed algorithms have been 
found satisfactorily during various step changes. The proposed algorithms 
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achieve adequate accuracy in presence of noise, off-nominal frequencies, 
harmonics, and frequency estimation errors. PSCAD signals have been used to 
validate the performance of the proposed algorithms. The usefulness of the 
proposed algorithms has also been demonstrated for fault location 
applications. 
7.1 Future Works 
The following topics can be taken as future works: 
 In Chapter 3, a synchrophasor estimation algorithm has been proposed. 
Hardware implementation of the proposed algorithm can be taken as future 
work.  
 Hardware implementation of compressive sampling based WAMS 
communication can be taken as future work. In addition, research can be done 
to reduce the computational burden of the compressive sampling 
reconstruction.  
 In this thesis, an algorithm has been developed to detect fault/switching 
transient synchrophasors. Hardware testing of the proposed algorithm can be 
taken as future work. Research can be done to extend the proposed algorithm 
for one cycle long synchrophasor estimation windows. 
  In this thesis, two algorithms have been proposed to compute fault 
synchrophasors from fault transient synchrophasors. Hardware 
implementations of the proposed algorithms can be taken as future work. 
Research can be done to improve the performances of the proposed algorithms 
in presence of decaying DC. In addition, research can be done to find ways to 
detect Type 2 and 3 fault transient synchrophasors. 
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Appendix A 
 
 
A.1 Data for 27 Bus System 
The single line diagram of the 27-Bus system is presented in Figure A-1. 
 
  
Figure A-1: Single line diagram of 27 bus system 
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Table A-1: Transmission Line Data 
Bus 1 Bus 2 Z1 
(p.u/mi) 
Z0 
(p.u/mi) 
B1 
(p.u/mi) 
B0 
(p.u/mi) 
1 2 0.0001+0.0005j 0.0002+0.0015j 0.0083 0.0042 
2 3 0.0001+0.0005j 0.0002+0.0015j 0.0085 0.0043 
2 4 0.0001+0.0005j 0.0004+0.0013j 0.0084 0.0050 
3 4 0.0001+0.0005j 0.0004+0.0013j 0.0084 0.0050 
4 5 0.0001+0.0005j 0.0004+0.0012j 0.0084 0.0050 
4 6 0.0001+0.0005j 0.0005+0.0016j 0.0085 0.0050 
4 10 0.0001+0.0005j 0.0004+0.0013j 0.0082 0.0056 
6 7 0.0000+0.0005j 0.0001+0.0015j 0.0087 0.0043 
6 9 0.0000+0.0005j 0.0005+0.0017j 0.0088 0.0050 
7 8 0.0000+0.0005j 0.0004+0.0012j 0.0087 0.0050 
8 9 0.0000+0.0005j 0.0004+0.0018j 0.0086 0.0050 
8 13 0.0001+0.0005j 0.0003+0.0019j 0.0086 0.0050 
9 10 0.0001+0.0005j 0.0003+0.0019j 0.0086 0.0053 
9 10 0.0001+0.0005j 0.0003+0.0019j 0.0086 0.0053 
9 13 0.0001+0.0005j 0.0003+0.0019j 0.0087 0.0050 
10 11 0.0001+0.0005j 0.0004+0.0013j 0.0096 0.0050 
10 19 0.0001+0.0005j 0.0004+0.0018j 0.0089 0.0050 
10 22 0.0001+0.0005j 0.0004+0.0014j 0.0085 0.0054 
12 13 0.0001+0.0005j 0.0002+0.0015j 0.0086 0.0043 
13 14 0.0001+0.0005j 0.0002+0.0015j 0.0085 0.0042 
13 15 0.0001+0.0005j 0.0002+0.0015j 0.0085 0.0042 
15 16 0.0001+0.0005j 0.0002+0.0015j 0.0084 0.0042 
15 17 0.0001+0.0005j 0.0002+0.0014j 0.0087 0.0043 
17 18 0.0001+0.0005j 0.0002+0.0014j 0.0086 0.0043 
17 19 0.0001+0.0005j 0.0004+0.0018j 0.0087 0.0050 
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19 20 0.0001+0.0005j 0.0004+0.0018j 0.0087 0.0050 
20 21 0.0001+0.0005j 0.0002+0.0015j 0.0085 0.0042 
22 23 0.0000+0.0005j 0.0003+0.0013j 0.0091 0.0060 
22 26 0.0000+0.0005j 0.0003+0.0015j 0.0089 0.0052 
23 24 0.0000+0.0005j 0.0003+0.0014j 0.0091 0.0058 
24 25 0.0000+0.0005j 0.0003+0.0014j 0.0085 0.0050 
25 26 0.0000+0.0005j 0.0003+0.0015j 0.0090 0.0051 
26 27 0.0000+0.0005j 0.0003+0.0015j 0.0088 0.0052 
 
 
 
 
Table A-2: Generator Data 
Bus Z1 (p.u) Z0  
(p.u) 
1 0.0031+0.0158j 0.0033+0.0179j 
5 0.0024+0.0487j 0.0019+0.0534j 
7 0.0168+0.0408j 0.0059+0.0281j 
12 0.0067+0.0526j 0.0060+0.0640j 
16 0.0093+0.0301j 0.0042+0.0267j 
22 0.0005+0.035j 0.0036+0.0239j 
27 0.0038+0.0196j 0.0064+0.0344j 
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Table A-3: Load Data 
Bus Load Impedance (p.u) 
1 1.225+0.2487j 
2 3.1+1.2252j 
3 1.65+0.2351j 
5 2.425+0.6078j 
6 0.845+0.3341j 
7 3.19+0.9779j 
8 1.056+0.3469j 
11 1.92+0.56j 
12 0.648+0.1567j 
13 4.85+1.2155j 
14 1.4+0.2843j 
15 3.28+0.5939j 
16 0.64+0.1867j 
18 1.96+0.398j 
21 2.475+0.3527j 
22 1.0722+0.2914j 
23 1.3857+0.3473j 
27 1.056+0.3469j 
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Appendix B 
 
 
B.1 Data for 2 Bus System [131] 
The parameters for transmission line between bus 1 and bus 2 are: 
1
1
1
0
0
0
200
0.249168 /
0.00156277 /
19.469 9 /
0.60241 /
0.0048303 /
12.06678 9 /
Line Length miles
R mile
L H mile
C E F mile
R mile
L H mile
C E F mile

 

 
 

 
 
The source impedances are as follows. 
Sending end 
1
0
17.177 45.5285
2.5904 14.7328
S
S
Z j
Z j
  
  
 
Receiving end 
1
0
15.31 45.9245
0.7229 15.1288
S
S
Z j
Z j
  
  
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Appendix C 
 
 
C.1 Additional Results for Fault/Switching 
Transient Synchrophasor Detection 
 
Table C-1: Effect of various amounts of step changes in currents: Case 1 
Estimation Window Contains 0.5 Cycle of Fault Current samples and 14.375 
Cycles of Pre-fault Current samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 20.00 0.393 20.00 0 Yes 
300 90 42.86 1.51 42.86 0 Yes 
800 90 66.67 4.18 66.67 0 Yes 
1000 90 71.43 5.22 71.43 0 Yes 
1500 90 78.95 7.69 78.95 0 Yes 
2500 90 86.21 12.29 86.21 0 Yes 
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Table C-2: Effect of various amounts of step changes in currents: Case 2 
Estimation Window Contains 1.5 Cycle of Fault Current samples and 13.375 
Cycles of Pre-fault Current samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 33.33 7.01 33.33 0 Yes 
300 90 60.00 18.67 60.00 0 Yes 
800 90 80.00 38.08 80.00 0 Yes 
1000 90 83.33 43.48 83.33 0 Yes 
1500 90 88.23 53.59 88.23 0 Yes 
2500 90 92.59 65.82 92.59 0 Yes 
 
 
 
 
 
235 
 
 
 
Table C-3: Effect of various amounts of step changes in currents: Case 3 
Estimation Window Contains 3 Cycles of Fault Current samples and 11.875 
Cycles of Pre-fault Current samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 33.33 15.43 33.33 0 Yes 
300 90 60.00 35.53 60.00 0 Yes 
800 90 80.00 59.55 80.00 0 Yes 
1000 90 83.33 64.79 83.33 0 Yes 
1500 90 88.23 73.42 88.23 0 Yes 
2500 90 92.59 82.16 92.59 0 Yes 
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Table C-4: Effect of various amounts of step changes in currents: Case 4 
Estimation Window Contains 11.375 Cycles of Pre-fault Current samples, 3 Cycles 
of Fault Current samples and 0.5 Cycles of Post-fault Current Samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 20.00 17.65 20.00 0 Yes 
300 90 42.86 39.13 42.86 0 Yes 
800 90 66.67 63.16 66.67 0 Yes 
1000 90 71.43 68.18 71.43 0 Yes 
1500 90 78.95 76.27 78.95 0 Yes 
2500 90 86.21 84.27 86.21 0 Yes 
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Table C-5: Effect of various amounts of step changes in currents: Case 5 
Estimation Window Contains 10.375 Cycles of Pre-fault Current samples, 3 
Cycles of Fault Current samples and 1.5 Cycles of Post-fault Current Samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 0 17.65 0 0 Yes 
300 90 0 39.13 0 0 Yes 
800 90 0 63.16 0 0 Yes 
1000 90 0 68.18 0 0 Yes 
1500 90 0 76.27 0 0 Yes 
2500 90 0 84.27 0 0 Yes 
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Table C-6: Effect of various amounts of step changes in currents: Case 6 
Estimation Window Contains 5.875 Cycles of Pre-fault Current samples, 3 
Cycles of Fault Current samples and 6 Cycles of Post-fault Current Samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 0 0.59 33.33 33.33 Yes 
300 90 0 1.54 60.00 60.00 Yes 
800 90 0 2.61 80.00 80.00 Yes 
1000 90 0 2.83 83.33 83.33 Yes 
1500 90 0 3.19 88.23 88.23 Yes 
2500 90 0 3.54 92.59 92.59 Yes 
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Table C-7: Effect of various amounts of step changes in currents: Case 7 
Estimation Window Contains 2.375 Cycles of Pre-fault Current samples, 3 
Cycles of Fault Current samples and 9.5 Cycles of Post-fault Current Samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 0 17.64 0 0 Yes 
300 90 0 39.13 0 0 Yes 
800 90 0 63.16 0 0 Yes 
1000 90 0 68.18 0 0 Yes 
1500 90 0 76.27 0 0 Yes 
2500 90 0 84.27 0 0 Yes 
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Table C-8: Effect of various amounts of step changes in currents: Case 8 
Estimation Window Contains 0.875 Cycles of Pre-fault Current samples, 3 
Cycles of Fault Current samples and 11 Cycles of Post-fault Current Samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
100 90 1.27 17.65 0 1.27 Yes 
300 90 9.86 39.13 0 9.86 Yes 
800 90 25.96 63.16 0 25.96 Yes 
1000 90 30.89 68.18 0 30.89 Yes 
1500 90 40.77 76.27 0 40.77 Yes 
2500 90 53.93 84.26 0 53.93 Yes 
 
 
 
 
 
241 
 
 
Table C-9: Effect of various amounts of step changes in Voltages: Case 9 
Estimation Window Contains 0.5 Cycle of Fault Voltage samples and 14.375 
Cycles of Pre-fault Voltage samples                                                             Threshold 
c=15% 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 2.56 0.23 2.56 0 No 
-20 90 5.26 0.29 5.26 0 No 
-30 90 8.11 0.34 8.11 0 No 
-40 90 11.11 0.40 11.11 0 No 
-50 90 14.28 0.46 14.28 0 No 
-60 90 17.65    0.51 17.65 0 Yes 
-70 90 21.21 0.57 21.21 0 Yes 
-80 90 25.00 0.63 25.00 0 Yes 
-90 90 29.03 0.69 29.03 0 Yes 
-100 90 33.33 0.74 33.33 0 Yes 
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Table C-10: Effect of various amounts of step changes in Voltages: Case 10 
Estimation Window Contains 1.5 Cycle of Fault Voltage samples and 13.375 
Cycles of Pre-fault Voltage samples                                                              Threshold 
c=15% 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 5.26 0.95 5.26 0 No 
-20 90 11.11 1.74 11.11 0 No 
-30 90 17.65 2.55 17.65 0 Yes 
-40 90 25.00 3.36 25.00 0 Yes 
-50 90 33.33 4.19 33.33 0 Yes 
-60 90 42.86 5.04 42.86 0 Yes 
-70 90 53.85 5.89 53.85 0 Yes 
-80 90 66.66 6.77 66.66 0 Yes 
-90 90 81.82 7.65 81.82 0 Yes 
-100 90 100 8.56 100 0 Yes 
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Table C-11: Effect of various amounts of step changes in Voltages: Case 11 
Estimation Window Contains 3 Cycles of Fault Voltage samples and 11.875 
Cycles of Pre-fault Voltage samples                                                             Threshold 
c=15% 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 5.26 1.32 5.26 0 No 
-20 90 11.11 2.49 11.11 0 No 
-30 90 17.65 3.69 17.65 0 Yes 
-40 90 25.00 4.91 25.00 0 Yes 
-50 90 33.33 6.17 33.33 0 Yes 
-60 90 42.86 7.46 42.86 0 Yes 
-70 90 53.85 8.78 53.85 0 Yes 
-80 90 66.66 10.13 66.66 0 Yes 
-90 90 81.82 11.51 81.82 0 Yes 
-100 90 100 12.93 100 0 Yes 
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Table C-12: Effect of various amounts of step changes in Voltages: Case 12 
Estimation Window Contains 11.375 Cycles of Pre-fault Voltage samples, 3 
Cycles of Fault Voltage samples and 0.5 Cycles of Post-fault Voltage Samples                                                           
Threshold c=15% 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 2.56 2.18 2.56 0 No 
-20 90 5.26 4.48 5.26 0 No 
-30 90 8.10 6.87 8.10 0 No 
-40 90 11.11 9.37 11.11 0 No 
-50 90 14.28 12.00 14.28 0 No 
-60 90 17.65 14.75 17.65 0 Yes 
-70 90 21.21 17.65 21.21 0 Yes 
-80 90 25.00 20.68 25.00 0 Yes 
-90 90 29.03 23.89 29.03 0 Yes 
-100 90 33.33 27.27 33.33 0 Yes 
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Table C-13: Effect of various amounts of step changes in Voltages: Case 13 
Estimation Window Contains 10.375 Cycles of Pre-fault Voltage samples, 3 
Cycles of Fault Voltage samples and 1.5 Cycles of Post-fault Voltage Samples                                                           
Threshold c=15% 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 0 2.19 0 0 No 
-20 90 0 4.47 0 0 No 
-30 90 0 6.87 0 0 No 
-40 90 0 9.37 0 0 No 
-50 90 0 12.00 0 0 No 
-60 90 0 14.75 0 0 No 
-70 90 0 17.65 0 0 Yes 
-80 90 0 20.69 0 0 Yes 
-90 90 0 23.89 0 0 Yes 
-100 90 0 27.27 0 0 Yes 
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Table C-14: Effect of various amounts of step changes in Voltages: Case 14 
Estimation Window Contains 5.875 Cycles of Pre-fault Voltage samples, 3 
Cycles of Fault Voltage samples and 6 Cycles of Post-fault Voltage Samples                                                           
Threshold c=15% 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 0 0.27 5.26 5.26 No 
-20 90 0 0.37 11.11 11.11 No 
-30 90 0 0.47 17.65 17.65 Yes 
-40 90 0 0.58 25.00 25.00 Yes 
-50 90 0 0.69 33.33 33.33 Yes 
-60 90 0 0.81 42.86 42.86 Yes 
-70 90 0 0.94 53.85 53.85 Yes 
-80 90 0 1.07 66.67 66.67 Yes 
-90 90 0 1.21 81.82 81.82 Yes 
-100 90 0 1.36 100 100 Yes 
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Table C-15: Effect of various amounts of step changes in Voltages: Case 15 
Estimation Window Contains 2.375 Cycles of Pre-fault Voltage samples, 3 
Cycles of Fault Voltage samples and 9.5 Cycles of Post-fault Voltage Samples                                                           
Threshold c=15% 
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 0 2.18 0 0 No 
-20 90 0 4.48 0 0 No 
-30 90 0 6.87 0 0 No 
-40 90 0 9.37 0 0 No 
-50 90 0 12.0 0 0 No 
-60 90 0    14.75 0 0 No 
-70 90 0 17.64 0 0 Yes 
-80 90 0 20.68 0 0 Yes 
-90 90 0 23.89 0 0 Yes 
-100 90 0 27.27 0 0 Yes 
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Table C-16: Effect of various amounts of step changes in Voltages: Case 16 
Estimation Window Contains 0.375 Cycles of Pre-fault Voltage samples, 3 
Cycles of Fault Voltage samples and 11.5 Cycles of Post-fault Voltage Samples                                                           
Threshold c=15%  
 
ksx 
(%) 
 
ksa 
(degree) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
-10 90 6.97 2.15 0 6.97 No 
-20 90 10.49 4.40 0 10.49 No 
-30 90 14.26 6.76 0 14.26 No 
-40 90 18.28 9.22 0 18.28 Yes 
-50 90 22.61 11.79 0 22.61 Yes 
-60 90 27.27 14.49 0 27.27 Yes 
-70 90 32.29 17.32 0 32.29 Yes 
-80 90 37.72 20.30 0 37.72 Yes 
-90 90 43.62 23.44 0 43.62 Yes 
-100 90    50.05 26.74 0    50.05 Yes 
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Table C-17: Effect of decaying DC time constant: Case 17 
Estimation Windows Contain 1 Cycle of Fault Current and 13.875 Cycles of Pre-
fault Current Threshold c=15%  
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
0.01 71.43 17.02 71.42 0 Yes 
0.05 71.59 17.15 71.59 0 Yes 
0.2 76.48 21.17 76.48 0 Yes 
0.4 79.47 24.23 79.47 0 Yes 
0.6 80.67 25.63 80.67 0 Yes 
0.8 81.31 26.42 81.31 0 Yes 
1.0 81.70 26.93 81.70 0 Yes 
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Table C-18: Effect of decaying DC time constant: Case 18 
Estimation Windows Contain 0.5 Cycle of Fault Current and 14.375 Cycles of 
Pre-fault Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
0.01 55.55 2.59 55.55 0 Yes 
0.05 55.74 2.62 55.74 0 Yes 
0.2 61.81 3.40 61.81 0 Yes 
0.4 65.85 4.05 65.85 0 Yes 
0.6 67.55 4.36 67.55 0 Yes 
0.8 68.46 4.55 68.46 0 Yes 
1.0 69.03 4.66 69.03 0 Yes 
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Table C-19: Effect of decaying DC time constant: Case 19 
Estimation Window Contains 5.875 Cycles of Pre-fault Current samples, 3 
Cycles of Fault Current samples and 6 Cycles of Post-fault Current Samples                                                            
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
0.01 0 2.10 71.42  71.42 Yes 
0.05 0 3.26 73.31 72.79 Yes 
0.2 0 3.94 79.59 79.10 Yes 
0.4 0 3.55 81.38 81.10 Yes 
0.6 0 3.35 82.01 81.82 Yes 
0.8 0 3.23 82.34 82.19 Yes 
1.0 0 3.16 82.53 82.42 Yes 
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Table C-20: Effect of decaying DC time constant: Case 20 
Estimation Window Contains 0.875 Cycles of Pre-fault Current samples, 3 
Cycles of Fault Current samples and 11 Cycles of Post-fault Current Samples                                                            
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Magnitudes of Mismatch Coefficients Flag 
 
FT 
 DS1 
  (%) 
DS3 
(%) 
DL2L-1R 
(%) 
DS1L-2R 
(%) 
0.01 20.60 52.80 0 20.60 Yes 
0.05 27.76 61.12 0 27.76 Yes 
0.2 30.05 66.11 0 30.05 Yes 
0.4 30.47 67.12 0 30.47 Yes 
0.6 30.61 67.47 0 30.61 Yes 
0.8   30.68 67.64 0   30.68 Yes 
1.0 30.72 67.75 0 30.72 Yes 
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Table C-21: Effect of threshold c considering decaying DC 
Magnitude step change (ksx) varied from 1 p.u to 30 in steps of 0.25 p.u 
Angle step change (ksa) varied from -90 degrees to 90 degrees in steps of 30 
degrees 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
c = 15% 
Time constant of 
decaying DC 
Total number of runs Success Rate (%) 
1 cycle 292383 99.8085 
2 cycles 292383 99.8085 
3 cycles 292383 99.8102 
4 cycles 292383 99.8136 
5 cycles 292383 99.8187 
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Table C-22: Effect of number of missing samples for steady state current waveforms 
Magnitudes of steady state waveforms varied from 0.1 p.u to 1 in steps of 0.1 p.u 
Phase angles  of steady state waveforms varied from -90 degrees to 90 degrees in 
steps of 10 degrees 
c = 15% 
Number of 
consecutive missing 
samples 
Total number of runs Success Rate (%) 
1 67830 100 
2 67830 100 
3 67830 100 
4 67830 100 
5 67830 91.6952 
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Table C-23: Performance during oscillations considering different modulation factors 
[1 cos( )]cos( cos( ))m x m o a mX X k t t k t        
kx varied from 0.01 to 0.1 in steps of 0.01 
ka varied from 0.01 to 0.1 in steps of 0.01 
c = 15% 
Modulation 
frequency (Hz) 
Total number of runs Success Rate (%) 
0.1 35700 100 
0.5 35700 100 
1 35700 100 
2 35700 100 
3 35700 100 
4 35700 100 
5 35700 100 
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Appendix D 
 
 
D.1 Additional Results for Detection of Type 1 
Fault Transient Synchrophasors 
 
Table D-1: Results for various amounts of step changes: Case 1 
Estimation Windows Contain 1 Cycle of Fault Current and 3 Cycles of Pre-fault 
Current 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 10.0547 60.3281 Yes 
500 -90 10.0547 60.3281 Yes 
1000 0 10.0547   110.6015 Yes 
1000 -90 10.0547 110.6015 Yes 
1500 0 10.0547 160.8749 Yes 
1500 -90 10.0547 160.8749 Yes 
2500 0 10.0547 261.4217 Yes 
2500 -90 10.0547 261.4217 Yes 
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Table D-2: Results for various amounts of step changes: Case 2 
Estimation Windows Contain 0.75 Cycle of Fault Current and 3.25 Cycles of 
Pre-fault Current 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 10.0547 50.2597 Yes 
500 -90 10.0547 50.2597 Yes 
1000 0 10.0547 90.4648 Yes 
1000 -90 10.0547 90.4648 Yes 
1500 0 10.0547 130.6698 Yes 
1500 -90 10.0547 130.6698 Yes 
2500 0 10.0547 211.0799 Yes 
2500 -90 10.0547 211.0799 Yes 
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Table D-3: Results for various amounts of step changes: Case 3 
Estimation Windows Contain 0.5 Cycle of Pre-fault Current, 3 Cycles of Fault 
Current and 0.5 Cycle of Post-fault Current 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 35.1914 35.1914 No 
500 -90 35.1914 35.1914 No 
1000 0 60.3281 60.3281 No 
1000 -90 60.3281 60.3281 No 
1500 0 85.4648 85.4648 No 
1500 -90 85.4648 85.4648 No 
2500 0 135.7382 135.7382 No 
2500 -90 135.7382 135.7382 No 
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Table D-4: Results for various amounts of step changes: Case 4 
Estimation Windows Contain 0.25 Cycle of Pre-fault Current, 3 Cycles of Fault 
Current and 0.75 Cycle of Post-fault Current 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 45.2597 20.1230 No 
500 -90 51.2597 26.1230 No 
1000 0 80.4648 30.1914 No 
1000 -90 91.4648 41.1914 No 
1500 0 115.6698 40.2597 No 
1500 -90 131.6698 56.2597 No 
2500 0 186.0799 60.3964 No 
2500 -90 212.0799 86.3964 No 
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Table D-5: Effect of threshold values on the Type 1 fault transient synchrophasor detection 
Estimation Windows Contain 1 Cycle of Fault Current and 3 Cycles of Pre-fault 
Current 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the 
Estimation Window 
Threshold Flag 
FTY1 
S1L     (A) S1R      (A) 
500 0 10.0547 60.3281 10 Yes 
500 0 10.0547 60.3281 15 Yes 
500 0 10.0547 60.3281 40 Yes 
600 0 10.0547 70.3828 10 Yes 
600 0 10.0547 70.3828 15 Yes 
600 0 10.0547 70.3828 40 Yes 
700 0 10.0547 80.4374 10 Yes 
700 0 10.0547 80.4374 15 Yes 
700 0 10.0547 80.4374 40 Yes 
800 0 10.0547   90.4921 10 Yes 
800 0 10.0547   90.4921 15 Yes 
800 0 10.0547   90.4921 40 Yes 
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Table D-6: Effect of threshold values on the Type 1 fault transient synchrophasor detection 
Estimation Windows Contain 0.75 Cycle of Pre-fault Current, 3 Cycles of Fault 
Current and 0.25 Cycle of Post-fault Current 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the 
Estimation Window 
Threshold Flag 
FTY1 
S1L     (A) S1R      (A) 
500 0 20.1230 45.2597 10 Yes 
500 0 20.1230 45.2597 15 Yes 
500 0 20.1230 45.2597 40 No 
600 0 22.1367    52.3007 10 Yes 
600 0 22.1367    52.3007 15 Yes 
600 0 22.1367    52.3007 40 No 
700 0 24.1504 59.3417 10 Yes 
700 0 24.1504 59.3417 15 Yes 
700 0 24.1504 59.3417 40 No 
800 0 26.1640    66.3828 10 Yes 
800 0 26.1640    66.3828 15 Yes 
800 0 26.1640    66.3828 40 Yes 
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Table D-7: Results considering decaying DC: Case 1 
Estimation Windows Contain 1 Cycle of Fault Current and 3 Cycles of Pre-fault 
Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
Time Constant T=0.05 s 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 10.0547 75.8035 Yes 
500 -90 10.0547 76.0475 Yes 
1000 0 10.0547 141.5524 Yes 
1000 -90 10.0547 142.0404 Yes 
1500 0 10.0547 207.3013 Yes 
1500 -90 10.0547 208.0332 Yes 
2500 0 10.0547 338.7990 Yes 
2500 -90 10.0547 340.0189 Yes 
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Table D-8: Results considering decaying DC: Case 2 
Estimation Windows Contain 0.75 Cycle of Fault Current and 3.25 Cycles of 
Pre-fault Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
Time Constant T=0.05 s 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 10.0547 62.1620 Yes 
500 -90 10.0547   54.7535 Yes 
1000 0 10.0547 114.2694 Yes 
1000 -90 10.0547 100.4522 Yes 
1500 0 10.0547 166.3767 Yes 
1500 -90 10.0547 146.1510 Yes 
2500 0 10.0547   270.5914 Yes 
2500 -90 10.0547 237.5486 Yes 
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Table D-9: Results considering decaying DC: Case 3 
Estimation Windows Contain 0.5 Cycle of Pre-fault Current, 3 Cycles of Fault 
Current and 0.5 Cycle of Post-fault Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
Time Constant T=0.05 s 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 55.1257 43.5724 Yes 
500 -90 54.7800 43.7046 Yes 
1000 0 100.1968 77.0902 Yes 
1000 -90 99.5054 77.3545 Yes 
1500 0 145.2679   110.6080 Yes 
1500 -90 144.2307   111.0043 Yes 
2500 0 235.4100 177.6435 Yes 
2500 -90 233.6814 178.3041 Yes 
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Table D-10: Results considering decaying DC: Case 4 
Estimation Windows Contain 0.25 Cycle of Pre-fault Current, 3 Cycles of Fault 
Current and 0.75 Cycle of Post-fault Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
Time Constant T=0.05 s 
ksx 
(%) 
ksa 
(degree) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
500 0 74.0309 23.6962 Yes 
500 -90   84.3849 31.3487 Yes 
1000 0 138.0071 37.3377 Yes 
1000 -90   157.7151 51.6428 Yes 
1500 0   201.9833 50.9792 Yes 
1500 -90 231.0453 71.9369 Yes 
2500 0 329.9357   78.2623 Yes 
2500 -90 377.7057 112.5250 Yes 
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Table D-11: Effect of decaying DC time constant: Case 1 
Estimation Windows Contain 1 Cycle of Fault Current and 3 Cycles of Pre-fault 
Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
0.01 10.0547 60.4908 Yes 
0.05 10.0547 76.0475 Yes 
0.2 10.0547 97.8928 Yes 
0.4 10.0547 103.7822 Yes 
0.6 10.0547 105.9452 Yes 
0.8 10.0547 107.0669 Yes 
1.0 10.0547 107.7532 Yes 
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Table D-12: Effect of decaying DC time constant: Case 2 
Estimation Windows Contain 0.75 Cycle of Fault Current and 3.25 Cycles of 
Pre-fault Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
0.01 10.0547 44.3465 Yes 
0.05 10.0547 54.7535 Yes 
0.2 10.0547   70.2615 Yes 
0.4 10.0547 74.5142 Yes 
0.6 10.0547 76.0815 Yes 
0.8 10.0547 76.8954 Yes 
1.0 10.0547 77.3938 Yes 
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Table D-13: Effect of decaying DC time constant: Case 3 
Estimation Windows Contain 0.5 Cycle of Pre-fault Current, 3 Cycles of Fault 
Current and 0.5 Cycle of Post-fault Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
0.01 42.5056   35.3048 Yes 
0.05 54.7800    43.7046 Yes 
0.2 58.8060    54.3650 Yes 
0.4 59.5549 57.1448 Yes 
0.6 59.8099   58.1583 Yes 
0.8 59.9384 58.6825 Yes 
1.0 60.0159 59.0028 Yes 
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Table D-14: Effect of decaying DC time constant: Case 4 
Estimation Windows Contain 0.25 Cycle of Pre-fault Current, 3 Cycles of Fault 
Current and 0.75 Cycle of Post-fault Current 
1 1 1( ) [1 ( ) ( )exp( / )]cos( ( ))m sx f sx f sa fx t X k f t t k f t t t T t k f t t         
ksx =500%; ksa =-90 degree 
Time constant 
(s) 
Values of S1L and S1R for the Estimation Window Flag 
FTY1 S1L     (A) S1R      (A) 
0.01 67.4295 26.1990 Yes 
0.05   84.3849    31.3487 Yes 
0.2 89.5436 37.6859 Yes 
0.4 90.4907 39.3227 Yes 
0.6 90.8123 39.9183 Yes 
0.8 90.9743 40.2261 Yes 
1.0 91.0718 40.4141 Yes 
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Appendix E 
 
 
E.1 Frequency Response of Proposed Filter of 
Chapter 3 
 
 
 
Figure E.1: Frequency response of real filter at 60 Hz 
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Figure E.2: Frequency response of imaginary filter at 60 Hz 
 
 
Figure E.3: Frequency response of real filter at 55 Hz 
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Figure E.4: Frequency response of imaginary filter at 55 Hz 
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